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Abstract
There is an increasing need for computational power to drive software tools used
in power systems planning and operations, since the emergence of modern energy mar-
kets and recent renewable generation technology fundamentally alters how energy flows
through the existing power grid. While special-purpose hardware, including supercomput-
ers, has been explored for this purpose, inexpensive commodity hardware is another way
of getting increased computational power within the power systems control centers.
Adding General-Purpose Graphical Processing Units (GPGPUs) to the nodes in a con-
trol center’s existing computational platform is a significantly lower expense than adding
an equivalent number of new nodes and the infrastructure to support them. If accelerating
computations with GPGPUs can halve the time needed for for a set of contingencies to run
on a set of given computational nodes, freeing up crucial minutes for analysis of additional
contingencies, the investment can be worth the costs. Yet this would be considered a quite
modest speedup for GPGPU computing if the problem is conditioned in a way that maps
well to the architecture and programming model of the GPGPU.
The novel method for GPGPU contingency analysis and its variants presented in this
thesis allows that process of speedup to be taken substantially further, since it re-maps as
much of the computation as possible to be a series of dense vector operations based on sim-
ple arithmetic that is conservative with respect to data movement and flexible with respect
to implementation details such as thread block size. Where sparse matrix operations can-
not be avoided, this method, by slicing across contingencies, re-maps such operations to
iii
the much more efficient problem of a sparse matrix multiplied by a block of dense vectors
larger than the matrix itself. The method applies to (N-1-1), (N-2), and (N-3) contingen-
cies with little modification and little increase in computational burden or data movement
per contingency. The method is designed to accommodate systems of thousands to tens of
thousands of buses, if need be, with the large power systems resulting from control area
consolidation in mind.
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Introduction: The Power Grid and
Costs of Failures
In darkened rooms across North America, highly trained specialists continually mon-
itor the operating state of a machine the size of a continent. The computational power to
provide these specialists all the information they would like to use has never been avail-
able, so they substitute insight, skill, and expert judgment to keep electric power available.
Keeping power available is vital both economically and for the overall quality of life of
those who use it. To accomplish that task, there is an increasing need for computational
power to drive software tools used in power systems operations, since the emergence of
modern energy markets and recent renewable generation technology fundamentally alters
how energy flows through the existing power grid. While special-purpose hardware, in-
cluding supercomputers, has been explored for this purpose, inexpensive commodity hard-
ware is another way of getting increased computational power within the power systems
control centers. Computational power and analysis tools are mechanisms that can help
drive the larger goal to provide the social benefits of electrification to as many people as
possible, as much of the time as possible.
2Lack of electric power or poor quality of electric power costs in both money and qual-
ity of life. The National Academy of Engineering named the US power grid the greatest
engineering achievement of the twentieth century [12]. However, blackouts and power
quality issues in the United States are estimated to cost electricity customers $80 billion
per year [13], and the true economic losses are estimated much higher, in the range of
$119–188 billion per year [14][15][16]. The majority of these costs are not due to sus-
tained blackouts, but rather to momentary interruptions or disruptions of power quality.
For example, for some some manufacturing plants a momentary disruption may cause the
same downtime and associated economic loss as a blackout several hours long [13]. Some
sites do require uninterruptible power, and many industrial power customers would prefer
to pay more for fewer power quality incidents [17]. The human toll is also high; for exam-
ple, while air conditioning is often considered a luxury, for some it can be a dire necessity.
More lives are lost in the United States in most years to hot weather than to all other types
of natural disasters combined, and epidemiologists estimate that the number of heat-related
deaths is in excess of 400 per year, possibly much higher [18]. The Chicago blackout and
concurrent heatwave of 1995 killed over 500 in a single metropolitan area [19], with the
deaths falling disproportionately on those in poverty. A blackout during a heatwave can be
a disaster within a disaster. High temperatures place an even higher strain on the power grid
suffering from increased air-conditioning load and heating of power system components,
and these conditions are conducive to large cascading power failures. In areas not yet tied
to a power grid, electricity could mean access to safe drinking water instead of the risk of
dysentery [20]. An electric lamp that does not flicker means education becomes possible
for adults and children who work as long as there is daylight [20]. In developed cities,
3the working poor spend extremely long hours in work and transport, and quick access to
information via the internet, from tax forms to bus schedules, becomes a necessity, not a
luxury [21]. Hospitals can and do have their own backup generation within their facilities,
but more and more people depend on home-based medical devices, such as Continuous
Positive Airway Pressure (CPAP) machines, to improve quality of life [22]. But while new
ways to improve quality of life using electric power are continually invented, the nature of
the power grid itself is changing [23].
There is an increased and increasing need for computational power and speed for cer-
tain tasks in power systems operations. Power system operations centers use software tools
to monitor the power system, and load flows and contingency analyses are part of the set
of these tools [23][4][2][24]. These essential software tools are facing pressing computa-
tional needs, in part due to an expanding and more complex power system. For example,
in the western interconnection of the North American power grid there are currently ap-
proximately 20,000 elements that must be accounted for in computations, and this number
is growing [25]. Another change is that the incorporation of markets into power system
operations has led to portions of the power grid operating very close to its limits at times
for economic benefit [23]. While challenges such as the increasing size and complexity
of the power grid would require increased computing speed for the software tools to run
in the same time as previously, operating close to marginal limits requires that the tools
be faster than before, since the shorter the time in which these tools take to run, the more
closely and frequently the power grid can be monitored [23][2].
The increased need for computational power and speed can be met in a variety of
4ways. One way of getting increased computational power within the power systems con-
trol centers is to use inexpensive commodity hardware that is cheaply and easily replaced.
Supercomputers, possibly augmented with special-purpose processors, are another alter-
native [25][26]. Grid computing to augment existing computational platforms is yet an-
other [23]. Where data security is crucial to protect market competitors from potentially
gaining access to sensitive information, computing platforms that can be housed within
the operations facility may be preferred. In that case, farming out computation to grid
computing or off-site supercomputers would not be preferred. Solutions within the opera-
tions center include special-purpose hardware, such as supercomputers or special-purpose
boards used to augment commodity hardware, or implementations with commodity hard-
ware only. Special-purpose hardware is built in smaller quantities than commodity hard-
ware, and is often more reliable, while commodity hardware is produced in mass quantities
intended to be replaced relatively cheaply and easily [27][28]. Both have their advantages.
Special-purpose hardware tends to deliver better performance when chosen correctly for
the task at hand, while commodity hardware can be orders of magnitude cheaper and mal-
functioning parts can be quickly changed out without calling in a special technician, which
is what must often be done for special-purpose hardware.
While the impact of lack of high-quality electric power on economics and quality of
life is the driving force for the work contained in this dissertation, the ensuing chapters will
discuss in more detail the increased need for computational power and speed for certain
tasks in power systems operations, and a novel approach for getting that computational
power using inexpensive commodity hardware that is cheaply and easily replaced.
5Chapter 2
Power Systems Contingency Analysis
Power systems contingency analysis forms one part of power systems security analysis
along with power systems state estimation and other security analysis tools. Power sys-
tems security analysis involves tools, regulations, and practices to keep the power system
operating when elements of the system fail [4][5]. The power system remains in a secure
state if, for example, a generating unit is taken out of service but enough spinning reserve
is maintained for all the load to still be served and for the system frequency to be main-
tained within its limits. Similarly, if a transmission line is taken out of service by a storm,
the power system remains in a secure state if the power can still be delivered to the loads
on the remaining lines with no violations of line loading parameters. In the United States
and Canada, rules for maintaining the power grid in a secure state are set by the North
American Electric Reliability Corporation (NERC). Both static and dynamic power sys-
tems security analyses are used to help meet those requirements over multiple timeframes
from planning to real-time operation. The time constraints of power systems security anal-
ysis combined with limited available processing power limit the contingencies studied in
real time operations. Since only a subset of the contingencies of greatest concern can be
evaluated in dynamic security analysis for power systems operations, methods which allow
for more contingencies to be evaluated in the time available are desired.
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2.1 Contingency Analysis and NERC Requirements
Power system security is the ability of the electric power grid to withstand sudden
disturbances and outages. A contingency is defined as a set of power system elements
(including lines, transformers or generators) that are out of service but which would be in
service in the normal system state. Power system security analysis studies and evaluates all
contingencies, identifying those which may have significant consequences, such as leading
to a cascading blackout [4][2][5]. Power system events may unfold faster than an operator
can intervene to ensure system security [4][2]. If a transmission line goes out of service
due to contact with vegetation, the power that was flowing on that line instantaneously
flows on alternative paths instead, which can lead to line overloading, voltage violations,
changes in system frequency, uncontrolled separation of parts of the power grid, and ad-
ditional lines going out of service due to these issues in a cascading outage or cascading
blackout [2][29][30]. Generators and loads may go out of service as well. Power system
operators strive to manage their control areas such that any single contingency – the loss
of any one element, such as a generator, transmission line, or transformer – will not result
in a cascading blackout. This is known as the (N-1) criterion [4][2][29][7][31].
NERC sets rules for power system security and specifies requirements for handling
power system contingencies. Contingencies of concern include not only single contingen-
cies, in which one element is out of service, but multiple contingencies in which multiple
elements are out of service at one time. The requirements set by NERC include setting the
maximum allowable time frame after a contingency occurs after which the power system
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must again be in a normal and secure operating state, able to withstand any single contin-
gency. In the period immediately following a contingency the power system may or may
not be able to withstand additional contingencies, and action must be taken to restore the
power system to an operating state that can once again withstand any single contingency.
Since the power system is in a state of increased vulnerability during the time from when
a contingency occurs to when the system is again in a secure operating state, the duration
of that time period must be kept to no longer than 30 minutes as shown in Figure 1, if not
substantially less [2][3].
The current NERC basic reliability requirement from NERC Policy 2- transmission,
effective July 1, 1998, is quoted here from [2][3], including Figure 1:
Operating
Security Limit
Violation Occurs
T=0
T=0 t=30 mn
time
Pre-contingency
Can securely
Withstand first
Contingency
Post-contingency
Cannot withstand
next contingency.
Must be 30 mn
or less
Can again securely
withstand first
contingency
Figure 1: Basic reliability requirement from NERC Policy 2- transmission [2][3].
1. Basic reliability requirement regarding single contingencies: All
control areas shall operate so that instability, uncontrolled separation, or
cascading outages will not occur as a result of the most severe single
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contingency.
1.1. Multiple contingencies: Multiple outages of credible nature,
as specified by regional policy, shall also be examined and, when
practical, the control areas shall operate to protect against instability,
uncontrolled separation, or cascading outages resulting from these
multiple outages.
1.2. Operating security limits: Define the acceptable operating
boundaries.
2. Return from operating security limit violation: Following a contin-
gency or other event that results in an operating security limit violation,
the control area shall return its transmission system to within operating
security limits soon as possible, but no longer than 30 minutes [2][3].
NERC further defines an Adequate Level of Reliability (ALR), stating that the bulk
electric power system achieves an ALR when it possesses the following characteristics
quoted here from [32]:
Characteristics of Adequate Level of Reliability (ALR):
1. Controlled to stay within acceptable limits during normal conditions
2. Perform acceptably after credible contingencies
3. Limit the impact and scope of instability and cascading outages when
they occur
4. Facilities are protected from unacceptable damage by operating them
within facility ratings
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5. Integrity can be restored promptly if it is lost
6. Have the ability to supply the aggregate electric power and energy re-
quirements of the electricity consumers at all times, taking into account
scheduled and reasonably expected unscheduled outages of system com-
ponents
The definition of ALR is being updated at the time of writing, with a draft available that
includes socio-economic impact considerations [32].
2.2 Uses of Power Systems Contingency Analysis
Power systems security analysis methods and tools used to meet NERC requirements
include both static and dynamic security analyses [4][2][7]. Static security analysis uses a
snapshot of the system and its conditions taken when the system was in a stable state. This
snapshot consists of a set of values for operating variables that defines the system state at
the time of the snapshot and can be used for contingency analysis, iterating through each
of a set of possible contingencies, and performing a power flow calculation and possibly
other analyses as well [Figure 2]. The power system state information taken from the
system snapshot along with a list of contingencies to be studied serve as the input data. A
contingency is selected and the power system state information is updated to remove the
appropriate element or elements from service. A power flow calculation is then carried out
and checks are performed as to whether operating constraints on bus voltages or line flows
are violated. If there are any violations, alarms are generated showing that the contingency
has issues of concern. The procedure continues for each contingency in the list of those to
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be studied [4][5][6].
Start
Select a contingency
Compute Power Flow Solution
Check for bus voltages or line 
flows outside of constraints
Any constraint 
violated? Generate an alarm
Contingency list 
empty?
YES
NO
End
YES
NO
List of 
contingencies 
Power 
system state 
information
Figure 2: Steps in static contingency analysis [4][5][6].
Dynamic security analysis uses real-time field data that is acquired through the Super-
visory Control And Data Acquisition (SCADA) system and fed into a software tool that
performs power system state estimations to produce values for the same set of operating
variables for the power system used in a static security analysis [4][2][7]. Figure 3 shows
the steps in this process. Field data is acquired and fed into the power system state es-
timation computation. The resulting power system state information, along with a list of
contingencies to be studied, serves as the input data to the contingency analysis, which then
proceeds with the same steps used for static security analysis. A contingency is selected
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and the power system state information is updated to remove the appropriate element or
elements from service. A power flow calculation is then carried out and checks are per-
formed on whether operating constraints on bus voltages or line flows have been violated.
If there are any violations, alarms are generated showing that the contingency has issues of
concern. The procedure onward from selecting the next contingency is repeated for each
contingency in the list of those to be studied [4][7].
Start
Acquire Field Data
Compute state estimation
Select a contingency
Compute Power Flow Solution
Check for bus voltages or line 
flows outside of constraints
Any constraint 
violated? Generate an alarm
Contingency list 
empty?
YES
NO
End
YES
NO
List of 
contingencies 
Figure 3: Steps in dynamic contingency analysis [4][7].
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Power systems contingency analysis is used in three main time frame scenarios: 1)
transmission and facilities planning, 2) power systems operational planning, and 3) power
systems operations. In transmission and facilities planning, decisions are made for aug-
menting or changing the existing power grid to enhance the security and reliability of
the system. Static security analysis focused on contingency analysis is used to test and
select designs intended to be stable and secure in operation. However, years take place
between the planning studies and the implementation of the planned changes to the power
grid. The power grid does not remain static during this time, during which new loads
are added, equipment is replaced or upgraded, and other changes are implemented. The
second time frame is for power systems operational planning, which is done much more
frequently to update the operating rules for a given control area. For operational planning,
static security analysis focused on contingency analysis is used, but using a snapshot of
the system state taken much closer in time to when the operational rules will be imple-
mented, and this analysis forms part of the overall operations planning and studies. The
third time frame is power systems operations, in which power systems operators deal with
contingencies as they happen. Dynamic security analysis using state estimation to feed
the contingency analysis is used to re-analyze the security of any new state of the power
system as it arises [2][7].
In dynamic security analysis for power systems operations, the time window in which
the security analysis must be completed is between 10 and 30 minutes [2], with results from
state information only a few minutes old being more useful than results from data even
minutes older [7]. There are three main approaches to performing the dynamic security
analysis within the necessary time window [4]:
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• Use fast approximations. This may include using a DC power flow instead of an AC
power flow calculation [4][5][33], or other methods for arriving at a fast approxima-
tion such as calculating power flow on a reduced system model [5][34][35] [36][37],
though these approximations may fail to capture contingencies of concern [4][5].
• Analyze a smaller number of contingencies by selecting those believed to be most
critical [26] [6][33][34][35][36][37][38][39] [40][41][42][43][44][45][46][47][48].
Contingency screening or contingency selection methods help select the most nec-
essary cases to analyze in the allotted time, but there still may be insufficient time to
analyze the cases of interest [25][31].
• Make the computational platform faster. As discussed in Chapter 1, this can be done
though using computing power located remotely or locally, using special-purpose
hardware or mass-produced commodity hardware [23][26][25]. The focus of this
work is on methods for using inexpensive commodity hardware.
2.3 Large-Scale Contingency Analysis
In the past ten years, many control areas in North America have been consolidated into
larger balancing authorities, increasing the problem size for both static and dynamic se-
curity analysis. For example, the Midwest Independent System Operator (MISO) service
territory was once divided into 26 control areas but is now operated as a single balancing
authority. The MISO network model used for dynamic security analysis contains 40366
buses and 8300 contingencies in its pre-selected contingency list [49]. Dynamic security
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analysis is usually conducted only on the elements within a particular control area, which
does not account for failures in multiple control areas occurring simultaneously withing a
single interconnect [25][31]. One possibility is to model an entire interconnect, such as
the Western Interconnection of the North American power grid, which has approximately
17,000 elements [26] to 20,000 elements [25] to account for in contingency analysis. Both
enlarging the list of contingencies analyzed and enlarging the area studied increases the
amount of computation that is needed within the desired time window for dynamic security
analysis. In addition to studying single contingencies, it may be desirable to study contin-
gencies with greater numbers of elements taken out of service [25][7][31], which further
enlarges the list of contingencies to be evaluated. Figure 4 gives an idea of the growth
of the problem size and therefore the magnitude of computation required for systems of
increasing size and for expanding the contingency list beyond single contingencies.
Figure 4 shows the number of contingencies for the (N-1) case, the (N-1-1) case, and
the cases for (N-2), (N-3), (N-4), and (N-5). The set of (N-1) contingencies is the set of
all contingencies such that one element (line, transformer, or generator) is removed from
service. The number of (N-1) contingencies in a system with N elements is equal to N.
The set of (N-1-1) contingencies is the set of all contingencies such that two elements are
taken out of service consecutively. In other words, the set of (N-1-1) contingencies is the
set of all (N-1) contingencies such that an additional element is removed from service. The
number of (N-1-1) contingencies in a system with N elements is equal to N(N-1). The set
of (N-2) contingencies is the set of all contingencies such that any two elements are re-
moved from service simultaneously. The number of (N-2) contingencies in a system with
N elements is equal to N(N-1)/2, half the number of (N-1-1) contingencies. For the set of
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Figure 4: Number of contingencies for a given number of elements out of service. System
sizes in number of elements, N, are plotted for N = 100, N = 1000, N = 8300, N = 17,000,
N = 20,000,
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(N-1-1) contingencies the order in which two elements are removed from service represent
two distinct contingencies, whereas for the set of (N-2) contingencies, both elements are
removed at the same time, and the order in which the removed elements are listed does not
distinguish separate contingencies [4][50]. The set of (N-3), (N-4), and (N-5), contingen-
cies is the set of all contingencies such that any three, four, or five elements respectively
are removed from service simultaneously. Curves are given for N=20,000 and N=17,000,
the approximate sizes of the Western Interconnection [25][26], N=8300, as an approxima-
tion of the number of elements in the MISO model (it is actually much larger) [49], and
N=1000 and N=100 for illustrative purposes.
While available computing power has greatly increased in recent years, power sys-
tems control centers still commonly face having to run a reduced set of contingencies for
dynamic security analysis in order for the computation to be completed in the required
timeframe. Bonneville Power Administration (BPA) runs a pre-selected list of 500 contin-
gencies every five minutes [29]. Hydro-Quebec still requires 10 to 30 minutes to run a full
list of contingencies and therefore runs a reduced list of 1000 contingencies every three
minutes [51]. MISO runs a reduced list of 8300 contingencies, but even the reduced list
would require 20 minutes of serial computation, so parallel computation is employed to
bring the execution time to 4.5 minutes [51]. The dynamic security analysis model for the
Electric Reliability Council of Texas (ERCOT) contains 3938 contingencies, but to meet
dynamic security analysis time constraints, a reduced list of 500 contingencies are selected
via screening for full AC analysis [52].
Similar problems face private utilities as well. Nstar, founded over 100 years ago,
serves 1.1 million electric customers in 81 communities and 300,000 natural gas customers
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in 51 communities in eastern, central, and southeastern Massachusetts including the Boston
urban area. In a 2010 merger, Nstar became an operating company of Northeast Utilities.
The dynamic security analysis model at NStar would have about 3000 single contingen-
cies, so a reduced list of 760 contingencies is selected to meet the time constraint of three
minutes. While (N-1-1) contingencies are of interest to NStar, to deal with processing
constraints they are run once an hour with the full contingency list [53].
Since elements from multiple control areas may fail simultaneously, it is desirable to
perform security analysis on an entire interconnect. This is currently done for ERCOT, the
smallest North American Interconnection [25][26]. For example, the Western Interconnec-
tion of the North American power grid contains 35 separate control areas, which makes it
likely that there may be simultaneous contingencies occurring but in separate control areas.
However, since the Western Interconnection, while smaller than the Eastern Interconnec-
tion, still contains on the order of 20,000 elements that must be modeled in contingency
analysis, the computational time is considerable even at supercomputer speeds. Estimating
1/2 second of computing time per contingency means it would take 10,000 seconds, or just
under three hours, to run the set of (N-1) contingencies for the Western Interconnection
without parallel computing methods [25]. Figure 5 shows the growth of computing time
required in minutes for the cases in Figure 4.
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Figure 5: Approximate number of minutes of computer time, without parallelism, to com-
pute contingencies for a given number of elements out of service. System sizes in number
of elements, N, are plotted for N = 100, N = 1000, N = 8300, N = 17,000, N = 20,000,
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2.4 Chapter Summary
Improved computational speed for power systems contingency analysis remains an on-
going problem in the North American power grid. The computational power to run ex-
haustive sets of contingencies for the entire Eastern and Western interconnects is not yet
readily available, even for static security analysis used for long-term planning. To meet op-
erational and NERC requirements for speed of dynamic security analysis, control centers
run reduced sets of contingencies, while larger sets of contingencies may be run on longer
timeframes for operation planning. Meeting time and computational constraints may also
require using approximate calculations and using approximate, reduced system models,
sacrificing accuracy for the necessary speed. Methods which allow larger models, more
accurate computational methods, and very large numbers of contingencies in minutes are
of pressing interest to power systems control centers.
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Chapter 3
General-Purpose Graphical Processing
Units For Floating Point Acceleration
Chapter 2 discussed the ongoing need to make power systems contingency analysis
faster, and Section 2.2 lists three main approaches to accomplishing this; 1) use approx-
imate calculations, 2) analyze a smaller number of contingencies, and 3) make the com-
putational platform faster. For the third option, making the computational platform faster,
Chapter 1 discussed options such as off-site supercomputers, grid computing, on-site spe-
cial purpose hardware, and on-site commodity hardware. This work focuses on methods
for using a specific type of on-site commodity hardware, Nvidia General-Purpose Graphi-
cal Processing Units (GPGPUs) to accelerate computation for power systems contingency
analysis. GPGPUs both operate in parallel with a Central Processing Unit (CPU) and
form a type of parallel processing unit in and of themselves, so this chapter begins with
a discussion of the types of computational parallelism, then continues with the types of
computational parallelism GPGPUs make possible.
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3.1 Types of Parallel Computing
The part of a modern computer that actually performs the computing, the CPU, is a
very small fraction of the size and weight of the computer system as a whole, and yet it
contains complex structures within it. Further, the variety of manners in which CPUs can
be combined for parallel computing results in a rich taxonomy of parallelism classifica-
tions.
A computer system CPU fetches program instructions and data from the computer sys-
tem memory, then executes the instructions on the data and returns the results to the com-
puter system’s main memory. Within the CPU, the specialized blocks of transistors repre-
sented in Figure 6 perform separate functions. The control unit within the CPU performs
program flow control and farms out arithmetic computations to one or more arithmetic-
logic units (ALUs). The primary ALUs in typical CPUs are often well-optimized for
integer arithmetic, with additional less efficient and less costly ALUs performing floating-
point arithmetic operations. Instructions and data are held in cache memory within the
CPU while the instructions and data are being worked upon, since the access time to cache
memory is much shorter than the access time to the computer system’s main memory. All
operations in a CPU are performed synchronously with a system clock; as a result, the
clock speed can be a limiting value of the CPU’s performance. Finally, a single computer
system may contain one or multiple CPUs.
Flynn’s Taxonomy identifies four classes of computational parallelism as shown in
Figure 7 [8]. A computer system that runs without parallelism can be described as Single
Instruction, Single Data-stream (SISD), in which one instruction or operation is performed
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Figure 6: A general-purpose CPU block diagram.
at a time, and on one piece of data at a time. Conventional single-CPU or uniprocessor
computers were historically SISD in nature, though with modern architectures this is no
longer strictly true. A parallel computer system operates on more than one instruction
stream simultaneously, more than one data stream simultaneously, or both more than one
instruction stream and more than one data stream simultaneously. A vector processor,
which is designed to perform the same mathematical operation on multiple data elements
simultaneously, is one type of Single Instruction, Multiple Data-stream (SIMD) computer
system. While a few Multiple Instruction, Single Data-stream (MISD) machines exist,
they do not suit the majority of problems, and would require that only one piece of data to
be operated on at a time, while there might be many instructions. A Multiple Instruction,
Multiple Data-stream (MIMD) computer system can accommodate partitioning a problem
out in a manner that allows sub-problems to be run simultaneously without either the in-
struction stream or the data stream needing to be synchronized. While for a period in the
1980s and 1990s SIMD vector processors were dominant type of supercomputers, MIMD
parallelism is the most common type of parallel computing in use today.
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Figure 7: Four classes of parallelism in computers, which together are known as Flynn’s
Taxonomy [8].
3.2 Parallel Computing with GPGPUs
Graphical Processing Units (GPUs) have been used to aid CPUs in producing se-
quences of images for more than four decades [54][55]. Over those four decades CPUS
and GPUs have followed divergent development paths, since CPUs are most often designed
to be as general-purpose as possible, while GPUs have been carefully refined over time for
a very small set of operations. GPUs were not originally intended for anything other than
a very narrow task set of graphical rendering processes. As a result, the architecture of
CPUs and GPUS are now very different from each other and require different program-
ming approaches [56]. It is only in the last few years that it has been possible, with the
advent of GPGPU technology, to use the unique capabilities of GPUs for calculations other
than graphics processing without first translating the desired mathematical operations into
graphics operations [57].
A GPU is a dedicated unit for graphics rendering that acts in conjunction with the CPU
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on a computer, the GPU having its own on-chip floating point arithmetic-logic units, mem-
ory, and ability to run hundreds or thousands of computational threads in parallel. Program
control is retained by the CPU, with specialized graphics instructions sent to the GPU for
floating-point computation. In a typical modern CPU, roughly half of the main block is de-
voted to cache, one quarter to the control unit, and one quarter to the arithmetic logic units,
resulting in only a quarter of the transistors being available to do numerical computation.
On a GPU, most of the transistors are devoted to arithmetic logic operations and available
to do numerical computation as shown in Figure 8; using a GPU to accelerate computation
more than quadruples the transistor area devoted to floating-point computation. While the
earliest GPUs in the 1960’s were developed for Computer-Aided Design (CAD) and flight
simulation applications [54], large markets for personal gaming computers with advanced
graphics capability have more recently driven development of moderately-priced graphics
acceleration boards for commodity computers. Gaming GPUs have developed rapidly in
the last ten years, primarily by increasing the number of computational cores on a GPU
board [58], while since 2002, due to microchip power constraints and process variations,
Intel, AMD, and IBM are no longer scaling CPU clock frequencies as rapidly as they had
been in production hardware released to the general public, though other more advanced
hardware may be produced for release to the government only. As a result, gaming GPUs
have become very powerful floating-point co-processors to desktop CPUs, although highly
specialized for graphics operations.
Prior to 2007, all use of the GPU had to be done through the narrowly-focused graph-
ics Applications Programming Interface (API) which was designed in both the physical
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Figure 8: A CPU augmented by a GPU, showing transistor area dedicated to each func-
tion [9].
hardware of the GPU and the software to be optimized for graphics rendering only. Start-
ing with the G80 series of chips/boards, Nvidia (a GPU manufacturer) added a general
purpose API to their GPUs by modifying both the hardware and the software layers [10].
General-purpose GPU, or GPGPU, interfaces make it much less difficult to attempt to use
the floating-point operations power of GPUs for purposes other than graphics rendering.
A General-Purpose Graphical Processing Unit (GPGPU) is a computer subsystem chip
or card that serves as a general-purpose floating-point accelerator for desktop computers.
Some GPGPUs retain their primary structure and command set geared toward graphics ren-
dering with the addition of general-purpose capabilities; others, though still classified as
GPGPUs, have appeared on the market with the specialized graphics commands and struc-
tures removed, providing a device suitable for floating-point calculation problems that do
not require graphical processing at any stage. GPGPU manufacture and programming are
both rapidly developing and rapidly changing fields, with the appearance of new GPGPU
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boards at frequent intervals and the emergence of GPGPU API standards [57].
Graphical rendering involves a sequence of processes performed on an image, with
each process being performed on numerous individual points or pixels [55]. As a result,
each imaging process is a problem suited to SIMD parallelism. Further, parts of the image
can proceed on to the next process while other parts of the image are still in a previous
process, which lends itself well to MIMD parallelism. In total, graphics rendering can
be regarded as a set of SIMD problems contained within a MIMD problem. It would not
be surprising, then, if over the past 40 years of development, graphical processing units
came to be organized as a set of MIMD processors, each of which contains a set of SIMD
floating-point processors, and this is exactly what has happened. The historical supercom-
puters with the most similar architecture were the early Connection Machines line from
Thinking Machines in the late 1980s and early 1990s [59]. The earliest Connection Ma-
chines sold for $5 million, and a few dozen were sold in total, each of which constituted a
unique prototype in its manufacture. An Nvidia GeForce 680 GTX GPGPU card retails for
under $500, and the CUDA-endabled GeForce series of which it is a part has passed 6 mil-
lion in sales by 2009, so that each such card is an easily-replaceable piece of inexpensive
and widely-available hardware.
Differences between a Connection Machine and a GPGPU include not only price,
power and cooling requirements, and startling differences in physical size; another key
difference is that a GPGPU is only a floating-point accelerator to a CPU and program
control resides in the CPU. But both the Connection Machines and GPGPUs represent
the relatively unusual general-purpose floating point parallelism of a SIMD-architecture
within a MIMD architecture. The long history of dedicated GPU development combined
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with demand for gaming graphics and continuing speedup of computer technology over
the last two decades has brought SIMD-within-MIMD parallel hardware to be available on
a PC board, from its last incarnation which filled a large room.
3.3 A GPGPU as a Floating-Point Computation Acceler-
ator
GPGPU chips are designed for a different set of primary tasks from those of modern
desktop CPUs, and as a result have substantially different architecture and present different
programming challenges. Current GPGPUs consist of an array of arithmetic-logic units
within each of a set of multiprocessors as shown in Figure 9.
A typical GPGPU chip contains a set of highly-threaded Streaming MultiProcessors
(SMPs) and on-chip memory that is available to all the multiprocessors. Each of those
multiprocessors will contain a small instruction unit analogous to the control unit in a
CPU, memory analogous to the cache on a CPU, multiple floating-point multiply/add units
each with their own registers, and a few special-function units for advanced arithmetic.
The floating-point units or processor cores of a single multiprocessor also share access to
several types of fast memory. In addition to the components shown in Figure 9, Nvidia
GPGPU models issued after 2010 have additional layers of on-chip cache memory to help
streamline memory operations to the floating-point units. One possible GPGPU configu-
ration, eight multiprocessors each with 192 floating-point units would give a total of 1536
floating-point units that can proceed in parallel [10][60][61].
A programming model determined by the hardware, firmware, and software interfaces
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Figure 9: A layout of a typical GPGPGU [10].
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combined maps computation to the GPGPU hardware. Program control is executed on
the computer system’s CPU, from which GPGPU kernels can be launched to send com-
putation to the GPGPU. Instructions for transporting data to and from the GPGPU from
the computer system main memory are also issued by the CPU. GPGPU kernel function
calls launch blocks of computation threads which are then mapped to floating-point units
on the GPGPU through a somewhat complicated hierarchy. In brief, each thread block is
mapped to a single SMP, and each SMP breaks up its thread blocks into warps of threads.
The individual threads in a warp each execute on a different floating-point unit within the
SMP, but the they do so in SIMD fashion – all threads in a warp execute the same in-
structions in lockstep with each other, but operate on different data. Each SMP executes a
SIMD-within-MIMD programming model, meaning that while at every clock cycle each
floating-point unit of one warp of threads within an SMP executes the same instruction as
the others but on different data, different warps of threads may execute different instruction
streams. Each floating-point unit assigned to a thread warp runs a thread identical to that
running on the other floating-point units assigned to the same thread warp, but with its own
register state and instruction address [57][10][60][61][62][63][64].
As a result, program branching within a warp will result in some threads in the warp
being held idle while the branch is executed by the affected threads, so it is desirable to
have no branch instructions that differ for the threads in a warp. In addition, the warp size
for a given GPGPU is a constant – all thread warps contain the same number of threads.
This means that a thread block makes the most use of GPGPU resources if the thread block
size is an integer multiple of the warp size for that GPGPU.
The programming approaches in most common use in scientific computing research
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laboratories before the advent of GPGPU technology are not well-suited to working with
GPGPUs. Most parallel scientific computing was done through interfaces such as MPI that
isolate the programmer from being concerned with low-level memory management and
subprocessor control. Such tools are just beginning to be developed for GPGPU program-
ming, and the requirements stemming from the physical layout of GPGPUs are unfamiliar
to many scientific programmers. One key facet that takes considerable practice to imple-
ment is extreme simplicity of algorithms; the GPGPU excels at rapidly performing tens of
thousands or more extremely similar but very simple computations. CPUs are often supe-
rior at smaller numbers of complex computations, and most problems that are well-suited
to GPGPUs will still contain these. Differentiating which computations should be reserved
to the GPGPU from which computations should be delegated to the CPU is a critical step
in developing programming methods for leveraging GPGPU hardware. Memory manage-
ment at a very low level also becomes critical; without it the bus between the GPGPU and
main computer system memory becomes a bottleneck. Coalescing any data movements
into contiguous blocks and moving computational threads rather than the data wherever
possible are both necessary for fast results. Simple conditional statements, rather than
those with complex calculations in the condition evaluated, also prevent stalling the pro-
gram momentarily. Until relatively recently, the requirements of memory management for
GPGPUs made assembly programming a useful and almost necessary background skill,
and it was most effective to treat the high-level language compiler as merely a mask to
the assembler and write code for direct translation rather than compilation. More recent
versions of software development interface packages for GPGPUs have features that al-
low high-level language programming without needing to resort to tweaking the assembly
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code.
An important limitation on Nvidia GPGPUs is the reduction in 64-bit native or double-
precision floating-point support compared to support for single-precision floating-point
arithmetic [10][60][61]. GPUs intended for graphics processing only had no need for
native 64-bit operations since 32-bit color in graphics is fully supported by 32-bit native
or single-precision floating point operations. However, 64-bit native or double-precision
floating point precision is desired for most scientific computing problems. Until 2009,
GPGPUs with native double-precision floating-point precision were not available, though
some GPGPUs did provide software emulation for double-precision calculations, which
necessarily comes with a substantial penalty in performance. Further, most GPGPUs have
either been partially or not at all compliant with the Institute of Electrical and Electronics
Engineers (IEEE) 754 [65] standard for floating-point arithmetic operations [10][60][61].
Double-precision floating point support continues, to be a problem; it may be available
only in a form of emulation, and if any form of double-precision support is available for a
GPGPU, it is likely to be orders of magnitude slower than single-precision. Problems that
can be well-conditioned enough to run with single-precision arithmetic are much easier to
map to GPGPUs in a way that produces significant gains in speed of computation.
The GPGPU architecture of a set of multiprocessors, each containing a set of SIMD
processors, means that a single multiprocessor on the GPGPU is well-suited to a prob-
lem that consists of a set of SIMD subproblems – a set of subproblems with substantial
independence from one another, but each subproblem amenable to executing the same in-
structions on many different pieces of data. While this architecture has substantial advan-
tages for suitable problems, it present challenges unfamiliar to many parallel programmers
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and requires far more careful handling of memory and other hardware issues than current
supercomputers tend to require of scientific computing programmers.
3.4 Current GPGPU Technology
2007 saw the release of the first GPGPUs, which added to GPUs a general purpose API
in addition to the graphics-specialized API by modifying both the programming interface
and the device itself. In February of 2007, Nvidia released the G80 series of chips/boards.
Advanced Micro Devices (AMD) released the Radeon R580 series in December of 2007.
The floating-point operational speed claimed by GPGPU manufacturers has been increas-
ing according to Moore’s Law for several years [9][11]. While the shortage of history
associated with GPGPU technology means that programming GPGPUs is still tied closely
to the details of the hardware itself and effective methods abstracted away from hardware
considerations are in the early stages of development, programming standards for GPGPUs
and standardized toolsets for tasks such as linear algebra have been steadily increasing in
capabilities.
3.4.1 Nvidia
Nvidia currently offers three lines of cards with GPGPU technology; the GeForce,
the Tesla, and the Quadro [57][10][60][61]. The GeForce line of GPUs was originally
developed for computer gaming video optimization, and the G80 series of the GeForce
line became the first GPGPUs. The Quadro line was originally developed to enhance video
for Computer-Aided Design (CAD) workstations when Linux began to supplant SGI’s Irix
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as the operating system of choice for CAD work. With the success of the G80 GPGPUs,
GPGPU capability was added into later Quadro cards as well. Additional Quadro GPUs
have been developed for finance and trading applications. The Tesla line is intended for
general-purpose floating-point computation only; Tesla cards do not contain the interface
to the specialized video commands and do not serve as video cards. Nvidia claims its
Giga-Floating Point Operations Per Second (GFLOPS) rates have been scaling roughly
according to Moores Law since 2000 as shown in Figure 10. Nvidia’s developmental
focus appears to be on increasing the maximum theoretical memory bandwidth, as shown
in Figure 11, and in increasing the number of floating-point arithmetic-logic units per
GPGPU.
Nvidia GPGPUs have been compliant with IEEE 754 [65] in most respects, and the
cases where full compliance is not supported are carefully documented [10][60][61]. For
double precision there are no deviations from the IEEE 754 standard. Of greatest concern
is that the precision of division is lower than single-precision.
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Figure 10: Growth of Nvidia GFLOPs rate scaled roughly according to Moores Law
through 2011 [9].
3.4. Current GPGPU Technology 35
Figure 11: Nvidia has been aggressively increasing their theoretical maximum memory
bandwidth [9].
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3.4.2 AMD/ATI
AMD/ATI currently offers two lines of cards with GPGPU capability; the ATI Radeon
series and the AMD Fire series. AMD purchased ATI, a graphics processing unit manu-
facturer, in 2006, and the ATI Radeon HD line of cards was developed from ATI computer
gaming video enhancement technology. The development of the AMD Firestream line and
the subsequent Fire series has been focused on general-purpose high-performance com-
puting. The Firestream 9170, released in November 2007, became the first GPGPU with
64-bit floating point capability and had 320 floating-point arithmetic-logic units. AMD
seems to be focusing on intensifying the power of each processing core, as opposed to
Nvidia, which is focusing on adding more cores on a single board. AMD/ATI claims its
GFLOPs rates have been scaling roughly according to Moores Law since 2005 as shown
in Figure 12 [11].
AMD GPGPUs have been nearly compliant with IEEE 754 [65], and the deviations
from full compliance are carefully documented [11]. While AMD produced the first
GPGPU with native double-precision support, they do not yet offer a version fully compli-
ant with IEEE 754. As with Nvidia, of greatest concern is that the precision of division is
lower than single-precision.
3.4.3 Programming Models
Programming models for GPGPUs are still closely tied both to application and the spe-
cific GPGPU hardware. In order to write general-purpose code for GPU computing, there
needs to be some way to tie a high-level programming language to the general-purpose
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Figure 12: AMD/ATI GFLOPs rates have been scaling roughly according to Moores Law
since 2005 [11].
floating-point interface on the hardware itself. The GPGPU manufacturers, Nvidia and
AMD, provide drivers and tools to perform this function, with a variety of possibilities
for the high-level language that sits on top. Each has a most common development path,
however, that has been most widely used in the short time these tools have been available,
and thus represent the greatest amount of literature available. Since Nvidia GPGPUs were
used to develop the methods detailed in this thesis, the remainder of this chapter and thesis
will focus on Nvidia GPGPUs and associated programming models. For Nvidia cards,
the Compute Unified Device Architecture (CUDA) layer provides the interface between
hardware and the high-level language, and C has been the language of choice for most
developers. Since a single software layer between the GPGPU hardware and high-level
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programming language is the most efficient in terms of performance, and since the new-
ness of GPGPUs makes impressive performance numbers of primary concern to the hard-
ware vendors, software interfaces and the programming models they support are closely
tailored to the fine details of the hardware of the vendors that provide them without regard
for portability. This may change as the technology matures.
3.4.4 Programming Standards
High-performance computing requires a substantial amount of developer time and in-
vestment; a natural concern is that code developed should not be dependent, if possible,
on a specific hardware product line. While there will always remain substantial trade-offs
between portability and performance, portability of code protects the investment against
hardware product lines dying out, and enables less expensive hardware upgrades by widen-
ing the range of choices available. Adherence to a widely-accepted programming standard
for GPGPU programming would protect the investment in code development, ensuring that
the code developed would run on all hardware that supports the standard. A more general-
ized standard for heterogeneous floating-point computing floating-point computing using
multiple machines/boards of different kinds would provide even more protection.
Specification of a standard represents the first in several stages of a standards develop-
ment; the second stage involves enough vendors offering products that support the standard
for it to be usable in practice, while the third stage involves widespread usage of the stan-
dard so that it becomes a standard in practice as well as in definition; this can be either a
very rapid or a slow process. A number of hardware developers, including Nvidia, Intel,
AMD, and Apple, formed the Khronos Compute Working Group in June of 2008 to create
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the OpenCL standards. OpenCL 1.2 is an open standard (non-proprietary) for heteroge-
neous systems aiming to standardize general-purpose parallel programming practices, and
a set of conformance tests are available [66]. Vendor support for OpenCL includes AMD,
Nvidia, and IBM as part of its XL compilers. Additionally, there is some investigation by
Field-Programmable Gate-Array (FPGA) vendors into tools to allow OpenCL to be used
for FPGA computing. However, some of the hardware vendors layer OpenCL on top of
their own drivers instead of implementing it directly in a single layer; this has negative
performance impacts. Because hardware vendors may support OpenCL by adding an extra
layer with the result that adhering to the standard loses some performance, adoption of
the standard may be slower than it otherwise would be. Further, the OpenCL standard is
aimed at expert programmers, more so than the existing toolkits provided by GPGPU man-
ufacturers; benefits to smaller application developers will probably come through toolsets
published by the expert community, adding another possible delay in widespread adoption
of the standard. Reasons for applications developers to adhere to the standard involve en-
gineering benefits, depending on the application, and marketing benefits if the customer
base desires a product that adheres to the standard.
Microsoft DirectCompute is an API that supports general-purpose computing on graph-
ics processing units on Microsoft Windows Vista, Windows 7 and Windows 8, and is in-
tended to serves as a programming standard insofar as it works with multiple hardware
vendors. DirectCompute was initially released with the DirectX 11 API but now runs on
both DirectX 10 and DirectX 11 graphics processing units.
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3.5 Chapter Summary
While currently there are two major manufacturers and several product lines for com-
modity GPGPU hardware, the methods details in this thesis were developed using Nvidia
GPGPUs and associated toolsets and programming interface models. The manufacturers
continue to produce new boards and new drivers, and a drive towards at least one pro-
gramming standard is well underway. While GPGPU programming models, methods and
standards are still maturing, requiring close attention to the physical layout in programming
a new GPGPU application, the speed potential makes GPGPU programming a worthy op-
tion for problems that are well-suited to the SIMD-within MIMD architecture of GPGPUs.
GPGPUs to accelerate floating-point computation can be used as part of the inexpensive
commodity hardware discussed in Chapter 2 as being desirable for power systems contin-
gency analysis.
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Chapter 4
A Novel GPGPU Method for Power
Systems Contingency Analysis
As discussed in Chapter 2, power systems contingency analysis involves performing a
power flow calculation on each of a list of contingencies, where one contingency represents
one or more elements out of service in the power system. This chapter discusses a multi-
element approach to mapping that problem to a GPGPU-accelerated computer system.
The method outlined here demonstrates computing the set of (N-1) contingencies. The
set of (N-2) contingencies can be computed by using the solutions of the set of (N-1)
contingencies as the base cases.
This chapter 1) describes the design criteria for the method proposed in this chapter,
2) gives an outline of the basic Fast Decoupled Power Flow (FDPF) algorithm, 3) shows
an alteration of the FDPF to perform more of the computation in rectangular notation, 4)
derives the current equation updates for the set of (N-1) contingencies, 5) develops using
the Matrix Inversion Lemma to avoid computing matrix inversions for the (N-1) contin-
gencies, 6) describes one proposed FPDF contingency algorithm for a single contingency
that uses a fast approximation, and 7) describes a fuller contingency algorithm that might
converge in fewer iterations and serve better for (N-x) cases, but has less ideal properties
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for the purposes here. The chapter concludes with a summary.
4.1 The Design Criteria for the Proposed Method
When this project was started in early 2008, CUDA and devices capable of supporting
it had only been available for seven months. GPGPU programming was in its infancy and
the hardware and firmware were in early stages of development. Based on the author’s
previous work with emerging computational hardware, firmware, and software, it was es-
timated that a mature set of software development tools, hardware, and firmware would
likely be in place in the 2014-2015 timeframe and that developing code to use CUDA-
enabled GPGPUs would be a very different process than in 2008. Selecting methods to
pursue thus became a matter of balancing two desired traits:
1. Methods that would work within the many and substantial limitations of the 2008
technology.
2. Methods that would still be of interest when the technology matured.
4.1.1 Characteristics and Limitations of GPGPU Technology
While some of the limitations of GPGPU technology discussed here have been im-
proved with new versions of the technology, others are fundamental to the design of GPG-
PUs.
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A GPGPU is Large, but Slow
A GPGPU is not a computationally fast device, only a computationally large one. It
contains a great many individual floating-point arithmetic units, but those units are indi-
vidually slow compared to arithmetic units on conventional CPUs. A GPGPU can achieve
a high GFLOPS rate by the sheer number of floating-point computations it can perform si-
multaneously, not by doing any of them quickly. In order to achieve a high GFLOPS rate,
the arithmetic units on the GPGPU must be kept constantly busy [57][10][60][61][62][63]
[64]. For this to happen, several factors have to be considered:
• There must be a large number of kernel threads launched at any given moment, in
the thousands if possible. The GPGPU needs to pipeline a new block of threads to
any part of the GPGPU that is not busy. To achieve this it needs a high number of
thread blocks launched and waiting in the pipeline.
• Computation assigned to a thread block must be must be arranged to suit the archi-
tecture of GPGPU and its execution model. Warps of threads within thread blocks
perform computation in SIMD parallelism, with each thread in a warp performing
the same set of instructions on different data. As a result, the problem needs to be
set up so that there are chunks of SIMD parallelism sized to at least the warp size of
the GPGPU.
• Thread blocks need relative independence from one another. The GPGPU pipelines
new blocks of threads to SMPs within the GPGPU, and the order in which pipelined
blocks are assigned and executed is not easily predictable unless steps are taken to
synchronize, and therefore slow down, parts of the pipeline. As a result, thread
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blocks that are likely to execute on the same time on the GPGPU need to have inde-
pendence from one another as much as can be arranged. This means that any thread
block ideally should not have to wait for data that is still being computed by another
thread block.
• Data transfer between the computer system main memory and the GPGPU needs
to be carefully managed. The data needed by those thread blocks that are currently
executing needs to be present on the GPGPU, having been transported from the com-
puter system main memory by CPU commands. Since there is limited memory space
available on the GPGPU and loading data from the main computer system memory
is a comparatively slow process, loading data from the main computer system mem-
ory ideally should be interleaved with computations taking place on the device, so
that by the time new data is needed by thread blocks ready to execute, that data is
already in place. Unfortunately, concurrent kernel execution and data transfer were
not possible on the early GPGPUs, and the computation simply had to wait while
data transfers were taking place. Whether interleaving data transfer with computa-
tion or not, minimizing data transfer between the main computer system memory
and the GPGPU can heavily impact performance.
Single-Precision Arithmetic
At the start of this project in 2008, the GPGPUs available could perform not perform
double-precision arithmetic but rather single-precision arithmetic only. Double-precision
arithmetic was not introduced until the Fermi architecture in 2010. Using double-precision
arithmetic halves the speed at which a computation would run on Nvidia GPGPUs when
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compared with single-precision arithmetic [10][60][61].
Using single-precision arithmetic has the added advantage that single-precision values
take up less storage space on the GPGPU than double-precision values.
Dubious Arithmetic
GPGPU floating-point units are designed for very rudimentary arithmetic operations.
Operations of any complexity are sent to special function units on the GPGPU, which are
slower than the general GPGPU floating-point units. In the earliest versions, the special
function units had only a few operations such as sine, cosine, reciprocal, and square root.
The special function units have increased in number and in features in newer versions of
the technology, however it is still not recommended to use them without testing whether
a numerical approximation on the main GPGPU floating point units might not outperform
the special function units for the application in question [10][60][61].
GPGPU arithmetic has a history of exceptions to compliance with the IEEE Standard
754 for floating point operations [10][60][61]. The exceptions have been gradually reduced
with newer versions of the technology. The exceptions could affect the convergence of
iterative solvers.
The first CUDA-enabled GPGPUs lack of atomic operations means an increased num-
ber of roundings [10]. For example, an atomic multiply-add would perform the operation
a = a+ b∗ c as a single operation with only one rounding as opposed to performing it with
two operations with rounding after each.
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Rudimentary Control Logic
Primary program control is executed by the computer system’s CPU, and the control
units on GPGPUs were not originally intended to handle more than very basic program
control (as opposed to thread, warp, and thread block scheduling) [10][60][61]. Logic
and branching statements within the threads of a warp can lead to threads sitting idle while
only some threads in the warp execute the logic or branch, which can heavily impact perfor-
mance. While the Nvidia Kepler architecture introduced in 2012 has some improvements
to control capabilities on the GPGPU, the presumption of program control being handled
on the computer system CPU is still fundamental to the basic GPGPU design [61].
Lack of Sparse Matrix Solvers
When this project began in early 2008, GPGPU basic linear algebra solvers of any kind
were in very early stages, employing dense arithmetic only. The routines available had
some matrix-vector operations, and fewer matrix-matrix operations such as multiplying a
matrix by a constant.
In late 2009, the author spoke to an NVIDIA application developer about whether there
were GPGPU sparse matrix solvers in existence. There were proprietary sparse solvers
in development at that time, and the NVIDIA developer surmised that there might be a
few routines buried somewhere at various national labs, but there was nothing generally
available.
Proprietary commercial solvers are available in 2013 and claim impressive results, but
the details of their implementations are not generally available. However, research into
sparse matrix methods has meant some very good algorithms have become available since
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this project began, though only recently.
4.1.2 Design Criteria Chosen Due to Characteristics and Limitations
of GPGPU Technology
The GPGPU characteristics and limitations discussed above drove the design criteria
for the methods described in this thesis.
Power Flow Algorithm: FDPF
The single-precision arithmetic that is native to GPGPUs drove the decision to work
with variants of the FDPF, since the FDPF matrices are well-conditioned and the method
is robust under single precision. The FDPF has additional advantages in that it is amenable
to the methods for separation of calculations and substitution described in this chapter and
the next.
Large Problem Size
The methods developed here are designed for power systems with thousands to tens of
thousands of lines. As a general rule, GPGPUs show the greatest speedup over CPU archi-
tectures when thousands of threads are launched at any one time [57][10][60][61][62][63]
[64], and small systems and small problems usually cannot provide enough computation to
keep the thread count high enough to keep the floating-point units on the GPGPU occupied.
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Balancing Thread Count With Instructions Per Thread
While maintaining high thread count and keeping the maximum number of GPGPU
floating-point units occupied with computational threads are generally considered funda-
mental GPGPU programming practices [57][61][62][63], higher occupancy of floating-
point units by threads and/or high thread count do not necessarily translate to the highest
performance. The overhead in creating GPGPU threads is low, but not non-existent, so
that launching new threads instead of combining computations within threads can degrade
performance [67].
Vector Parallelism
The computations for (N-1) contingency analysis are combined in a fashion to create a
high-degree of vector or SIMD parallelism to facilitate uniform threads within warps and
flexibility in determining thread block size according to the specific GPGPU and computer
system in use.
Reduction and Re-Mapping of Sparse Matrix Operations
Because of lack of GPGPU sparse matrix solvers until very recently, the proposed
method keeps sparse matrix operations to a minimum. Matrix inversions are avoided en-
tirely except in the pre-calculation stage where they can be performed using established
sparse solvers for CPUs.
The multiplication of a sparse matrix by a dense vector is fundamental to power flow
algorithms including the FDPF. While the method detailed in this chapter does not specify
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which of a number of possible approaches must be used for multiplication of a sparse ma-
trix by a dense vector, this method, by slicing across contingencies, re-maps the computa-
tions for contingency analysis from a series of sparse-matrix-dense-vector multiplications
separated by intervening computations and data movements to the much more efficient
problem of a sparse matrix multiplied by a block of dense vectors larger than the matrix
itself.
Reduced Transporting of Large Sparse Matrices
Sparse matrices take up more space per unit of actual data than dense matrices with a
few exceptions. If they are stored as dense matrices, they contain mostly zeros. If they are
stored as some kind of ordered list paired with index terms, the index terms take up space in
addition to the data points. One exception that is useful for power systems computations is
diagonal matrices, which can be stored as a vector and indexed as such. Since the method
proposed here is to be designed for very large systems and the sparse matrices involved
are correspondingly large, one criterion is to reduce where possible such matrices must be
transported from the computer system main memory to the GPGPGU or from the GPGPU
to the computer system main memory.
Flexibility of Implementation
The method described in this thesis is fairly flexible with respect to a number of imple-
mentation details such as thread block size and finer details of data movement to allow for
mapping to GPGPUs with differing sets of specifications or to allow mapping to multiple
GPGPUs.
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Minimizing GPGPU Control Logic
Program branching and control is reserved to the computer system CPU.
Simple Arithmetic
The proposed method focuses on minimizing advanced arithmetic of any form, since
the GPU’s strengths are in the simplest floating-point arithmetic operations. Approxima-
tions are used for trigonometric functions, and reciprocals are avoided where possible.
4.1.3 Methods Chosen
The methods chosen based on the above criteria are expanded upon in the remainder
of this chapter, and revolve around setting up the computation of the set of (N-1) contin-
gencies to slice across contingencies to create dense vector operations [68]. Rectangular
arithmetic is used for the bus current and power equations so that the
[
~Ybus
]
matrix 1
can be split into component
[
Gbus
]
and
[
Bbus
]
matrices. This splits the computa-
tion into smaller matrices to facilitate vectorizing the computation across contingencies by
leaving more memory space on the device for contingency vectors. A bus current correc-
tion method is used to update bus currents, so that the
[
Gbus
]
and
[
Bbus
]
matrices
remain constant and can be used for all (N-1) contingencies. The FDPF is used with
the Matrix Inversion Lemma to avoid the need to solve matrix inversions and to facilitate
slicing computation across contingencies to replace lengthy series of sparse-matrix-dense-
vector multiplications with the much more efficient sparse matrix multiplied by a block of
1 The~ arrow is used to indicate variables, vectors, or matrices that store complex values.
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dense vectors larger than the matrix itself.
4.2 The Fast Decoupled Power Flow
This section describes the power flow equations and the basic FDPF algorithm.
4.2.1 Power Flow Equations
The nonlinear network governing equations for any power flow solution method are
~S` = P` + jQ` = ~V`~I∗` (4.1)
where ~I` is the current injected into bus ` and it is equal to
~I` =
N∑
m=1
~Y`m ~Vm (4.2)
Equation 4.1 in matrix form:
[
~S
]
=
[
P
]
+ j
[
Q
]
(4.3)
=
[
~V
]
∗ .
[
~I∗
]
In matrix form, the current equation (4.2) becomes a matrix version of Ohm’s Law:
[
~I
]
=
[
~Ybus
]
·
[
~V
]
(4.4)
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where:
•
[
~I
]
is an Nbuses × 1 vector of the net complex currents leaving each bus
•
[
~V
]
is an Nbuses × 1 vector of the complex voltages at each bus
•
[
~Ybus
]
is an Nbuses ×Nbuses matrix of complex admittance terms
To derive the terms of
[
~Ybus
]
, we separate the equation for current into the currents
from a bus ` to ground and the currents on lines connected to bus `:
~I` = ~V` ~Y`G +
Nbus∑
m=1,m 6=`
~V` − ~Vm
~z`m
(4.5)
where:
• ~Y`G is the sum of the admittances from bus ` to ground
• ~V` ~Y`G is the sum of the currents from bus ` to ground
• ∑Nbusm=1,m6=` ~V` − ~Vm~z`m is the sum of the currents on lines connected to bus `
Separating terms for ~V` and ~Vm
~I` = ~V`
(
~Y`G +
Nbus∑
m=1,m 6=`
1
~z`m
)
−
Nbus∑
m=1,m6=`
~Vm
~z`m
(4.6)
the terms of
[
~Ybus
]
then become:
~Y`` = ~Y`G +
Nbus∑
m=1,m 6=`
1
~z`m
(4.7)
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~Y`m =
−1
~z`m
(4.8)
4.2.2 Inputs to the FPDF
The inputs to the FPDF are:
•
[
~V0
]
is an Nbuses × 1 vector of the complex voltages at each bus
•
[
V0
]
is an Nbuses × 1 vector of scalar voltage magnitudes at each bus
•
[
θ0
]
is an Nbuses × 1 vector of scalar voltage angles at each bus
•
[
~Ybus
]
is an Nbuses ×Nbuses matrix of complex admittance terms
•
[
B′
]
is an Nbuses ×Nbuses Fast Decoupled Power Flow matrix of scalar values
•
[
B′′
]
is an Nbuses ×Nbuses Fast Decoupled Power Flow matrix of scalar values
•
[
Psched
]
is an Nbuses × 1 vector of scalar scheduled active power at each bus
•
[
Qsched
]
is an Nbuses × 1 vector of scalar scheduled reactive power at each bus
The entries for the
[
B′
]
and
[
B′′
]
matrices are given in Table 2 and Table 3.
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B′ B′′
b′`m = −
1
x`m
b′′`m = −
x`m
r2`m + x
2
`m
b′`` =
1
x`m
b′′`` =
(
x`m
r2`m + x
2
`m
+ bcap
)
Table 2: Elements used to form B′ and B′′[1].
B′ B′′
B′`m = b
′
`m B
′′
`m = b
′′
`m
B′`` =
N∑
m=1
b′`` B
′′
`` =
N∑
m=1
b′′`` + bshunt`
B′`` = 10
+10 B′′`` = 10
+10
`=Slack Bus `=Slack or PV Bus
Table 3: Formation of B′ and B′′ matrices [1].
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4.2.3 The P − θ Iteration:
The P − θ iteration:
[
~I
]
=
[
~Ybus
]
·
[
~V0
]
(4.9)
[
~S
]
=
[
~V0
]
∗ .
[
~I∗
]
(4.10)
[
P
]
= <
([
~S
])
(4.11)
[
∆P
]
=
[
Psched
]
−
[
P
]
(4.12)
∆Pmax = max
([
∆P
])
(4.13)
[
∆P
V
]
=
[
∆P
]
/.
[
V
]
(4.14)
where /. indicates itemwise division of any vector or matrix (matrices are stored com-
puted as ordered vectors).
Solve for
[
∆θ
]
:
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[
∆P
V
]
=
[
B′
]
·
[
∆θ
]
(4.15)
[
θ1
]
=
[
θ0
]
+
[
∆θ
]
(4.16)
[
~V1/2
]
=
[
V0
]
· cos
[
θ1
]
(4.17)
+ j
[
V0
]
· sin
[
θ1
]
where
[
~V1/2
]
is the vector of bus voltages halfway through the first iteration, when the
bus voltage angles have been updated but the bus voltage magnitudes have not.
[
~V1
]
is
used at the end of the first iteration after the bus voltage magnitudes have been updated as
well.
4.2.4 The Q− V Iteration:
The Q− V iteration:
[
~I
]
=
[
~Ybus
]
·
[
~V1/2
]
(4.18)
[
~S
]
=
[
~V1/2
]
∗ .
[
~I∗
]
(4.19)
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[
Q
]
= =
([
~S
])
(4.20)
[
∆Q
]
=
[
Qsched
]
−
[
Q
]
(4.21)
∆Qmax = max
([
∆Q
])
(4.22)
[
∆Q
V
]
=
[
∆Q
]
/.
[
V1/2
]
(4.23)
Solve for
[
∆V
]
:
[
∆Q
V
]
=
[
B′′
]
·
[
∆V
]
(4.24)
[
V1
]
=
[
V0
]
+
[
∆V
]
(4.25)
[
~V1
]
=
[
V1
]
· cos
[
θ1
]
(4.26)
+ j
[
V1
]
· sin
[
θ1
]
If ∆Pmax and ∆Qmax have not converged to within tolerance, iterate by returning to
Equation 4.9.
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4.3 Rectangular Form for the Current and Power Equa-
tions
Computing the current and power equations in rectangular form allows the
[
~Ybus
]
matrix to be split into component
[
Gbus
]
and
[
Bbus
]
matrices. If they are stored
as dense matrices, the
[
Gbus
]
and
[
Bbus
]
matrices each take up half the space of
the
[
~Ybus
]
matrix. If they are stored as sparse matrices, the
[
Gbus
]
and
[
Bbus
]
matrices each take up less space individually than the
[
~Ybus
]
matrix.
This version of the algorithm requires sine and cosine functions to convert bus volt-
ages from polar to rectangular form. The version in Section 4.2 requires sine and cosine
functions to convert the complex powers at each bus from polar to rectangular form.
Splitting the complex vectors and matrices
[
~I
]
,
[
~V0
]
, and
[
~Ybus
]
into rectan-
gular coordinates gives:
[
~I
]
=
[
I′
]
+ j
[
I′′
]
(4.27)[
~V
]
=
[
V′
]
+ j
[
V′′
]
(4.28)[
~Ybus
]
=
[
Gbus
]
+ j
[
Bbus
]
(4.29)
As a result, the current equation,
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[
~I
]
=
[
~Ybus
]
·
[
~V
]
(4.30)
becomes
[
~I
]
=
([
Gbus
]
+ j
[
Bbus
])
·
([
V′
]
+ j
[
V′′
])
(4.31)
=
[
Gbus
]
·
[
V′
]
+ j
[
Gbus
]
·
[
V′′
]
(4.32)
+ j
[
Bbus
]
·
[
V′
]
−
[
Bbus
]
·
[
V′′
]
(4.33)
giving
[
I′
]
=
[
Gbus
]
·
[
V′
]
−
[
Bbus
]
·
[
V′′
]
(4.34)[
I′′
]
=
[
Gbus
]
·
[
V′′
]
+
[
Bbus
]
·
[
V′
]
(4.35)
The power equation,
[
~S
]
=
[
P
]
+ j
[
Q
]
=
[
~V0
]
∗ .
[
~I∗
]
(4.36)
becomes
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[
~S
]
=
([
V′
]
+ j
[
V′′
])
∗ .
([
I′
]
− j
[
I′′
])
(4.37)
=
[
V′
]
∗ .
[
I′
]
− j
[
V′
]
∗ .
[
I′′
]
(4.38)
+ j
[
V′′
]
∗ .
[
I′
]
+
[
V′′
]
∗ .
[
I′′
]
(4.39)
giving
[
P
]
=
[
V′
]
∗ .
[
I′
]
+
[
V′′
]
∗ .
[
I′′
]
(4.40)[
Q
]
=
[
V′′
]
∗ .
[
I′
]
−
[
V′
]
∗ .
[
I′′
]
(4.41)
where ∗. indicates the vector inner product operator or itemwise multiplication of any
vector or matrix (matrices are stored computed as ordered vectors).
4.3.1 Inputs to the FPDF
The inputs to this form of the FPDF are:
•
[
V0
]
is an Nbuses × 1 vector of scalar voltage magnitudes at each bus
•
[
θ0
]
is an Nbuses × 1 vector of scalar voltage angles at each bus
•
[
Gbus
]
is anNbuses×Nbuses matrix of the real parts of the entries in the
[
~Ybus
]
matrix
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•
[
Bbus
]
is an Nbuses × Nbuses matrix of the imaginary parts of the entries in the[
~Ybus
]
matrix
•
[
B′
]
is an Nbuses ×Nbuses Fast Decoupled Power Flow matrix of scalar values
•
[
B′′
]
is an Nbuses ×Nbuses Fast Decoupled Power Flow matrix of scalar values
•
[
Psched
]
is an Nbuses × 1 vector of scalar scheduled active power at each bus
•
[
Qsched
]
is an Nbuses × 1 vector of scalar scheduled reactive power at each bus
4.3.2 The P − θ Iteration:
The P − θ iteration:
[
V′0
]
=
[
V0
]
∗ .
(
cos .
[
θ0
])
(4.42)[
V′′0
]
=
[
V0
]
∗ .
(
sin .
[
θ0
])
(4.43)
[
I′
]
=
[
Gbus
]
·
[
V′0
]
−
[
Bbus
]
·
[
V′′0
]
(4.44)[
I′′
]
=
[
Gbus
]
·
[
V′′0
]
+
[
Bbus
]
·
[
V′0
]
(4.45)
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[
P
]
=
[
V′0
]
∗ .
[
I′
]
+
[
V′′0
]
∗ .
[
I′′
]
(4.46)
(4.47)
[
∆P
]
=
[
Psched
]
−
[
P
]
(4.48)
∆Pmax = max
([
∆P
])
(4.49)
[
∆P
V
]
=
[
∆P
]
/.
[
V0
]
(4.50)
Solve for
[
∆θ
]
:
[
∆P
V
]
=
[
B′
]
·
[
∆θ
]
(4.51)
[
θ1
]
=
[
θ0
]
+
[
∆θ
]
(4.52)
4.3.3 The Q− V Iteration:
The Q− V iteration:
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[
V′1/2
]
=
[
V0
]
∗ .
(
cos .
[
θ1
])
(4.53)[
V′′1/2
]
=
[
V0
]
∗ .
(
sin .
[
θ1
])
(4.54)
[
I′
]
=
[
Gbus
]
·
[
V′1/2
]
−
[
Bbus
]
·
[
V′′1/2
]
(4.55)[
I′′
]
=
[
Gbus
]
·
[
V′′1/2
]
+
[
Bbus
]
·
[
V′1/2
]
(4.56)
[
Q
]
=
[
V′′1/2
]
∗ .
[
I′
]
−
[
V′1/2
]
∗ .
[
I′′
]
(4.57)
[
∆Q
]
=
[
Qsched
]
−
[
Q
]
(4.58)
∆Qmax = max
([
∆Q
])
(4.59)
[
∆Q
V
]
=
[
∆Q
]
/.
[
V1/2
]
(4.60)
Solve for
[
∆V
]
:
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[
∆Q
V
]
=
[
B′′
]
·
[
∆V
]
(4.61)
[
V1
]
=
[
V0
]
+
[
∆V
]
(4.62)
If ∆Pmax and ∆Qmax have not converged to within tolerance, iterate by returning to
Equation 4.42, which now becomes:
[
V′1
]
=
[
V1
]
∗ .
(
cos .
[
θ1
])
(4.63)[
V′′1
]
=
[
V1
]
∗ .
(
sin .
[
θ1
])
(4.64)
4.4 Contingency Current updates
Rather than correct
[
Gbus
]
and
[
Bbus
]
for each contingency, the base case matri-
ces
[
Gbus
]
and
[
Bbus
]
will be used for an initial calculation followed by a correction
to get the current vectors for each contingency. This allows a single version of
[
Gbus
]
and
[
Bbus
]
to reside in GPGPU memory while being accessed by threads performing
computations for different contingencies.
4.4.1 Basic derivation
For each contingency n in which a single line from bus ` to m is out of service, the
basic current equation gives correct currents except for buses ` and m:
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[
~
I
(n)
temp
]
=
[
~Ybus
] [
~V(n)
]
(4.65)
Let m(n) be a row vector of length Nbuses, such that
[
m(n)T
]
·
[
m(n)
]
(4.66)
gives the line connection matrix for line n. The row vector m(n) for each (N − 1)
contingency has two non-zero entries; m(n)[`] = 1 and m(n)[m] = −1.
To correct for the current due to the series impedance:
[
~Y(n)
]
=
[
~Ybus
]
− ~Y`m
[
m(n)Tm(n)
]
(4.67)
After which the current equation becomes:
[
~I(n)
]
=
[
~Y(n)
]
·
[
~V(n)
]
= [
[
~Ybus
]
− ~Y`m
[
m(n)Tm(n)
]
] ·
[
~V(n)
]
=
[
~Ybus
]
·
[
~V(n)
]
− ~Y`m
[
m(n)T
]
·
[
m(n)
]
·
[
~V(n)
]
(4.68)
Combining 4.65 and 4.68 gives:
[
~I(n)
]
=
[
I
(n)
temp
]
− ~Y`m
[
m(n)T
]
·
[
m(n)
]
·
[
~V(n)
]
(4.69)
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The value [
m(n)
]
·
[
~V(n)
]
=
~
V
(n)
` − ~V (n)m (4.70)
is a single complex number, and[
m(n)T
]
·
[
m(n)
]
·
[
~V(n)
]
(4.71)
is a complex column vector with two nonzero entries (the `th and mth entries):
− ~Y`m( ~V (n)` − ~V (n)m ) = − ~I`m (4.72)
− ~Y`m( ~V (n)m − ~V (n)` ) = − ~Im` (4.73)
So, to correct the current vector for contingency n:
I
(n)
` = I
(n)
temp,` +
~Y`m(
~
V
(n)
` − ~V (n)m ) (4.74)
I(n)m = I
(n)
temp,m + ~Y`m(
~
V
(n)
m − ~V (n)` ) (4.75)
4.4.2 Rectangular notation
Changing to rectangular notation:
I
′(n)
` = I
′(n)
temp,` + <[ ~Y`m( ~V (n)` − ~V (n)m )] (4.76)
I
′′(n)
` = I
′′(n)
temp,` + =[ ~Y`m( ~V (n)` − ~V (n)m )]
I ′(n)m = I
′(n)
temp,m + <[ ~Y`m( ~V (n)m − ~V (n)` )]
I ′′(n)m =
′′(n)
temp,m + =[ ~Y`m( ~V (n)m − ~V (n)` )]
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I
′(n)
` = I
′(n)
temp,` + gline,`m(V
′(n)
` − V ′(n)m )− bline,`m(V ′′(n)` − V ′′(n)m ) (4.77)
I
′′(n)
` = I
′′(n)
temp,` + gline,`m(V
′′(n)
` − V ′′(n)m ) + bline,`m(V ′(n)` − V ′(n)m )
I ′(n)m = I
′(n)
temp,m + gline,`m(V
′(n)
m − V ′(n)` )− bline,`m(V ′′(n)m − V ′′(n)` )
I ′′(n)m = I
′′(n)
temp,m + gline,`m(V
′′(n)
m − V ′′(n)` ) + bline,`m(V ′(n)m − V ′(n)` )
4.4.3 Adding a shunt corrective term
For simplicity, the derivations thus far have ignored the shunt capacitance of the line
model. To include a final correction for the shunt capacitive term:
I
′(n)
` = I
′(n)
temp,` −
1
2
bcap,line(V
′′(n)
` − V ′′(n)m ) (4.78)
I
′′(n)
` = I
′′(n)
temp,` +
1
2
bcap,line(V
′(n)
` − V ′(n)m )
I ′(n)m = I
′(n)
temp,m −
1
2
bcap,line(V
′′(n)
m − V ′′(n)` )
I ′′(n)m = I
′′(n)
temp,m +
1
2
bcap,line(V
′(n)
m − V ′(n)` )
To combine Equation 4.77 and Equation 4.78:
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I
′(n)
` = I
′(n)
temp,` + gline,`m(V
′(n)
` − V ′(n)m )− bline,`m(V ′′(n)` − V ′′(n)m ) (4.79)
− 1
2
bcap,line,`m(V
′′(n)
` − V ′′(n)m )
I
′′(n)
` = I
′′(n)
temp,` + gline,`m(V
′′(n)
` − V ′′(n)m ) + bline,`m(V ′(n)` − V ′(n)m )
+
1
2
bcap,line,`m(V
′(n)
` − V ′(n)m )
I ′(n)m = I
′(n)
temp,m + gline,`m(V
′(n)
m − V ′(n)` )− bline,`m(V ′′(n)m − V ′′(n)` )
− 1
2
bcap,line,`m(V
′′(n)
m − V ′′(n)` )
I ′′(n)m = I
′′(n)
temp,m + gline,`m(V
′′(n)
m − V ′′(n)` ) + bline,`m(V ′(n)m − V ′(n)` )
+
1
2
bcap,line,`m(V
′(n)
m − V ′(n)` )
Combining terms:
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I
′(n)
` = I
′(n)
temp,` + gline,`m(V
′(n)
` − V ′(n)m ) (4.80)
− (bline,`m + 1
2
bcap,line,`m)(V
′′(n)
` − V ′′(n)m )
I
′′(n)
` = I
′′(n)
temp,` + gline,`m(V
′′(n)
` − V ′′(n)m )
+ (bline,`m +
1
2
bcap,line,`m)(V
′(n)
` − V ′(n)m )
I ′(n)m = I
′(n)
temp,m + gline,`m(V
′(n)
m − V ′(n)` )
− (bline,`m + 1
2
bcap,line,`m)(V
′′(n)
m − V ′′(n)` )
I ′′(n)m = I
′′(n)
temp,m + gline,`m(V
′′(n)
m − V ′′(n)` )
+ (bline,`m +
1
2
bcap,line,`m)(V
′(n)
m − V ′(n)` )
4.4.4 Expressing the current updates as matrix operations
Noting that the correction for I ′(n)m is the negative of the correction for I
′(n)
` and that
the correction for I ′′(n)m is the negative of the correction for I
′′(n)
` , in notation for matrix
operations, the current correction algorithm becomes:
[
I′(n)
]
=
[
Gbus
]
·
[
V
′(n)
0
]
−
[
Bbus
]
·
[
V
′′(n)
0
]
(4.81)[
I′′(n)
]
=
[
Gbus
]
·
[
V
′′(n)
0
]
+
[
Bbus
]
·
[
V
′(n)
0
]
(4.82)
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I
′(n)
adjust =
[
Gbus
]
[`,m] ·
([
V
′(n)
0
]
[`]−
[
V
′(n)
0
]
[m]
)
(4.83)
−
[
Bbus
]
[`,m] ·
([
V
′′(n)
0
]
[`]−
[
V
′′(n)
0
]
[m]
)
[
I′(n)
]
[`] =
[
I′(n)
]
[`] + I
′(n)
adjust (4.84)[
I′(n)
]
[m] =
[
I′(n)
]
[m]− I′(n)adjust
I
′′(n)
adjust =
[
Gbus
]
[`,m] ·
([
V
′′(n)
0
]
[`]−
[
V
′′(n)
0
]
[m]
)
(4.85)
+
[
Bbus
]
[`,m] ·
([
V
′(n)
0
]
[`]−
[
V
′(n)
0
]
[m]
)
[
I′′(n)
]
[`] =
[
I′′(n)
]
[`] + I
′′(n)
adjust (4.86)[
I′′(n)
]
[m] =
[
I′′(n)
]
[m]− I′′(n)adjust
where 1
2
bcap,line,`m is included with bline,`m in the term
[
Bbus
]
[`,m]
4.5 The Matrix Inversion Lemma
The Matrix Inversion Lemma and its special cases allow for the inverses of certain
combinations of matrices to be computed from component matrices and their inverses. A
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special case of the Matrix Inversion Lemma for the inverse of the sum of two matrices
assists in running contingency power flows using the FDPF method without recomputing[
B′
]
and
[
B′′
]
and their inverses for each contingency.
4.5.1 Definition
Let:
A be an n× n invertible matrix
B be an n×m invertible matrix
C be an m×m invertible matrix
D be an m× n invertible matrix (4.87)
The Matrix Inversion Lemma [69] (also known as the Woodbury matrix identity) states:
(A + BCD)−1 = A−1 −A−1B(C−1 + DA−1B)−1DA−1 (4.88)
4.5.2 Sum of Two Matrices Case of the Matrix Inversion Lemma
There are several special-case forms of the Matrix Inversion Lemma, including a form
for the inverse of the sum of two matrices, given as follows: In equation 4.88 above, let:
m = n, so that
C is an nxn invertible matrix (4.89)
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Further, let
B = Inxn
D = Inxn (4.90)
Then
(A + BCD)−1 = A−1 −A−1B(C−1 + DA−1B)−1DA−1 (4.91)
=⇒ (A + ICI)−1 = A−1 −A−1I(C−1 + IA−1I)−1IA−1 (4.92)
=⇒ (A + C)−1 = A−1 −A−1(C−1 + A−1)−1A−1 (4.93)
4.5.3 Proof of the Sum of Two Matrices Case
Equation 4.93 can be proved as follows:
(A + C)−1(A + C) = [A−1 −A−1(C−1 + A−1)−1A−1](A + C) (4.94)
=⇒ I = A−1(A + C)−A−1(C−1 + A−1)−1A−1(A + C) (4.95)
= A−1A + A−1C−A−1(C−1 + A−1)−1A−1(A + C)
= I + A−1C−A−1(C−1 + A−1)−1A−1(A + C)
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=⇒ I− I + A−1(C−1 + A−1)−1A−1(A + C) = A−1C (4.96)
=⇒ A−1(C−1 + A−1)−1A−1(A + C) = A−1C (4.97)
=⇒ AA−1(C−1 + A−1)−1A−1(A + C) = AA−1C (4.98)
=⇒ I(C−1 + A−1)−1A−1(A + C) = IC (4.99)
=⇒ (C−1 + A−1)−1A−1(A + C) = C (4.100)
=⇒ (C−1 + A−1)(C−1 + A−1)−1A−1(A + C) = (C−1 + A−1)C (4.101)
=⇒ IA−1(A + C) = (C−1 + A−1)C (4.102)
=⇒ A−1(A + C) = (C−1 + A−1)C (4.103)
=⇒ A−1A + A−1C = (C−1 + A−1)C (4.104)
=⇒ I + A−1C = (C−1 + A−1)C (4.105)
=⇒ I + A−1C = C−1C + A−1C (4.106)
=⇒ I + A−1C = I + A−1C (4.107)
=⇒ 0 = 0 (4.108)
4.5.4 Application of the Matrix Inversion Lemma to the FDPF Con-
stant Matrices
A power flow using the Fast Decoupled Power Flow computes and then inverts two ma-
trices,
[
B′
]
and
[
B′′
]
. A contingency analysis by exhaustive enumeration performs a
power flow calculation for each contingency, which by implication would involve comput-
ing and inverting
[
B′
]
and
[
B′′
]
for each contingency. However,
[
B′
]
and
[
B′′
]
can each be computed for the base case of all lines in, whereafter the
[
B′
]
and
[
B′′
]
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matrices for each contingency can be computed as the base versions plus corresponding
correction matrices. The sum of a base case matrix plus correction matrix can be inverted
using the special case of Matrix Inversion Lemma developed in section 4.5.2 instead of
performing a full matrix inversion for each contingency [70].
Let
[
B0
]
be either theNbuses×Nbuses invertible matrix
[
B′
]
or theNbuses×Nbuses
invertible matrix
[
B′′
]
. Further, let
[
B
(n)
adjust
]
be the correction matrix that must be
added to
[
B0
]
to produce the outage of line n from bus ` to bus m, so that for any n
[
B(n)
]
=
[
B0
]
+
[
B
(n)
adjust
]
(4.109)
Then
[
B
(n)
adjust
]
= b`m
[
mTm
]
(4.110)
Where
b`m =
[
B0
]
[`,m] (4.111)
The row vector m has two non-zero entries; m[`] = a,where a = 1 for a transmission
line and a = the transformer turns ratio for a transformer, and m[m] = −1.
[
mTm
]
forms the Nbuses ×Nbuses connection matrix for line n.
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Then, using equation 4.95, and dropping matrix notation for the sake of brevity:(
B0 + B
(n)
adjust
)−1
=
(
B0 + b`mm
Tm
)−1
= B0
−1 −B0−1((b`mmTm)−1 + B0−1)−1B0−1
= B0
−1 −B0−1(m−1(mT)−1(1/b`m) + B0−1)−1B0−1
= B0
−1 −B0−1((1/b`m)m−1(mT)−1 + B0−1)−1B0−1
= B0
−1 −B0−1mT((1/b`m)m−1(mT)−1mT + B0−1mT)−1B0−1
= B0
−1 −B0−1mT((1/b`m)mm−1 + cB0−1mT)−1cB0−1
= B0
−1 −B0−1mT((1/b`m) + mB0−1mT)−1mB0−1 (4.112)
Since ((1/b`m)+mB−10 m
T)−1 is a scalar, the evaluation of (B0 + B
(n)
adjust)
−1
becomes
a series of matrix-vector multiplications, scalar divisions, and matrix additions instead of
having to perform another matrix inversion.
Stott and Alsac [70] define x = B0−1mT and c = ((1/b`m) + mB0−1mT)−1, giving
(B0 + B
(n)
adjust)
−1 = B0−1 − xcmB0−1 (4.113)
a form similar to that derived above, which can also be written in matrix form:
([
B0
]
+
[
B
(n)
adjust
])−1
=
[
B0
]−1
− c
[
x
] [
m
] [
B0
]−1
(4.114)
4.5.5 Substituting the Matrix Inversion Lemma into the ∆θ and ∆V
Equations
To expand Equation 4.114 into versions for
[
B′(n)
]−1
and
[
B′′(n)
]−1
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[
B′(n)
]−1
=
[
B′(0)
]−1
− c(n)B′
[
x
(n)
B′
] [
m(n)
] [
B′(0)
]−1
(4.115)
[
B′′(n)
]−1
=
[
B′′(0)
]−1
− c(n)B′′
[
x
(n)
B′′
] [
m(n)
] [
B′′(0)
]−1
(4.116)
Note that while c(n)B′ and c
(n)
B′′ are distinct, and
[
x
(n)
B′
]
and
[
x
(n)
B′′
]
are distinct, the[
m(n)
]
row vector is the same in both of the preceding equations.
For the base case of Equation 4.24:
[
∆Q(0)
V(0)
]
=
[
B′′(0)
]
·
[
∆V(0)
]
(4.117)
[
∆V(0)
]
=
[
B′′(0)
]−1
·
[
∆Q(0)
V(0)
]
(4.118)
For a contingency case of Equation 4.24:
[
∆Q(n)
V(n)
]
=
[
B′′(n)
]
·
[
∆V(n)
]
(4.119)
[
∆V(n)
]
=
[
B′′(n)
]−1
·
[
∆Q(n)
V(n)
]
(4.120)
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Substituting Equation 4.114 into Equation 4.120:
[
∆V(n)
]
=
([
B′′(0)
]−1
− c(n)B′′
[
x
(n)
B′′
] [
m(n)
] [
B′′(0)
]−1)
(4.121)
·
[
∆Q(n)
V(n)
]
After distributing terms:
[
∆V(n)
]
=
[
B′′(0)
]−1
·
[
∆Q(n)
V(n)
]
(4.122)
− c(n)B′′
[
x
(n)
B′′
] [
m(n)
] [
B′′(0)
]−1
·
[
∆Q(n)
V(n)
]
If we define
[
∆V
(n)
temp
]
=
[
B′′(0)
]−1
·
[
∆Q(n)
V(n)
]
(4.123)
[
∆V
(n)
adjust
]
= c
(n)
B′′
[
x
(n)
B′′
] [
m(n)
] [
B′′(0)
]−1
·
[
∆Q(n)
V(n)
]
(4.124)
= c
(n)
B′′
[
x
(n)
B′′
] [
m(n)
] [
∆V
(n)
temp
]
= c
(n)
B′′
[
x
(n)
B′′
]([
∆V
(n)
temp
]
[`]−
[
∆V
(n)
temp
]
[m]
)
then
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[
∆V(n)
]
=
[
∆V
(n)
temp
]
−
[
∆V
(n)
adjust
]
(4.125)
or more concisely:
[
∆V
(n)
temp
]
=
[
B′′(0)
]−1
·
[
∆Q(n)
V(n)
]
(4.126)[
∆V(n)
]
=
[
∆V
(n)
temp
]
− c(n)B′′
[
x
(n)
B′′
]
·
([
∆V
(n)
temp
]
[`]−
[
∆V
(n)
temp
]
[m]
)
Similarly,
[
∆θ
(n)
temp
]
=
[
B′(0)
]−1
·
[
∆P(n)
V(n)
]
(4.127)[
∆θ(n)
]
=
[
∆θ
(n)
temp
]
− c(n)B′
[
x
(n)
B′
]
·
([
∆θ
(n)
temp
]
[`]−
[
∆θ
(n)
temp
]
[m]
)
4.5.6 Stott and Alsac Approximation
Stott and Alsac define an approximation of the form [70]:
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[
E1
]
=
[
E0
]
− c
[
X
] [
M
] [
E0
]
(4.128)
The derivation of this approximation begins with defining
[
R
]
=
[
B0
] [
E0
]
(4.129)
to represent either
[
∆P
V
]
=
[
B′
]
·
[
∆θ
]
(4.130)
or
[
∆Q
V
]
=
[
B′′
]
·
[
∆V
]
(4.131)
and for which
[
E0
]
=
[
B0
]−1 [
R
]
(4.132)
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is a solution to Equation 4.129. They then combine the previous equation with the
following two equations:
[
B1
]−1
=
[
B0
]−1
− c
[
X
] [
M
] [
B0
]−1
(4.133)
[
E1
]
=
[
B1
]−1 [
R
]
(4.134)
to obtain Equation 4.128. The derivation is simple enough:
[
E1
]
=
[
B1
]−1 [
R
]
(4.135)
=
([
B0
]−1
− c
[
X
] [
M
] [
B0
]−1)[
R
]
=
[
B0
]−1 [
R
]
− c
[
X
] [
M
] [
B0
]−1 [
R
]
Substituting in Equation 4.132:
[
E1
]
=
[
E0
]
− c
[
X
] [
M
] [
E0
]
(4.136)
However,
[
R
]
in this case is either
[
∆P
V
]
or
[
∆Q
V
]
and
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[
∆P0
V0
]
6=
[
∆P1
V1
]
(4.137)[
∆Q0
V0
]
6=
[
∆Q1
V1
]
Deriving the Stott and Alsac approximation, starting from the base case of Equa-
tion 4.24:
[
∆Q(0)
V(0)
]
=
[
B′′(0)
]
·
[
∆V(0)
]
(4.138)
[
∆V(0)
]
=
[
B′′(0)
]−1
·
[
∆Q(0)
V(0)
]
(4.139)
For a contingency case of Equation 4.24:
[
∆Q(n)
V(n)
]
=
[
B′′(n)
]
·
[
∆V(n)
]
(4.140)
[
∆V(n)
]
=
[
B′′(n)
]−1
·
[
∆Q(n)
V(n)
]
(4.141)
Substituting Equation 4.114 into Equation 4.120:
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[
∆V(n)
]
=
([
B′′(0)
]−1
− c(n)B′′
[
x
(n)
B′′
] [
m(n)
] [
B′′(0)
]−1)
(4.142)
·
[
∆Q(n)
V(n)
]
=
[
B′′(0)
]−1
·
[
∆Q(n)
V(n)
]
− c(n)B′′
[
x
(n)
B′′
] [
m(n)
] [
B′′(0)
]−1
·
[
∆Q(n)
V(n)
]
Subtracting Equation 4.139 from Equation 4.142:
[
∆V(n)
]
−
[
∆V(0)
]
=
[
B′′(0)
]−1
·
[
∆Q(n)
V(n)
]
(4.143)
−
[
B′′(0)
]−1
·
[
∆Q(0)
V(0)
]
− c(n)B′′
[
x
(n)
B′′
] [
m(n)
] [
B′′(0)
]−1
·
[
∆Q(n)
V(n)
]
If we neglect the difference between
[
∆Q(n)
V(n)
]
and
[
∆Q(0)
V(0)
]
, then
[
∆V(n)
]
−
[
∆V(0)
]
= − c(n)B′′
[
x
(n)
B′′
] [
m(n)
] [
B′′(0)
]−1
(4.144)
·
[
∆Q(0)
V(0)
]
Substituting in Equation 4.139:
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[
∆V(n)
]
−
[
∆V(0)
]
= − c(n)B′′
[
x
(n)
B′′
] [
m(n)
]
·
[
∆V(0)
]
(4.145)
Thus the contingency case of Equation 4.24 follows the form of the Stott and Alsac
approximation [70]:
[
∆V(n)
]
=
[
∆V(0)
]
− c(n)B′′
[
x
(n)
B′′
] [
m(n)
]
·
[
∆V(0)
]
(4.146)
or
[
∆V(n)
]
=
[
∆V(0)
]
− c(n)B′′
[
x
(n)
B′′
]
(4.147)
·
([
∆V(0)
]
[`]−
[
∆V(0)
]
[m]
)
Similarly, the contingency case of Equation 4.15, neglecting the difference between[
∆P(n)
V(n)
]
and
[
∆P(0)
V(0)
]
becomes [70]:
[
∆θ(n)
]
=
[
∆θ(0)
]
− c(n)B′
[
x
(n)
B′
] [
m(n)
]
·
[
∆θ(0)
]
(4.148)
or
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[
∆θ(n)
]
=
[
∆θ(0)
]
− c(n)B′
[
x
(n)
B′
]
(4.149)
·
([
∆θ(0)
]
[`]−
[
∆θ(0)
]
[m]
)
Difficulties with the Stott and Alsac Approximation
The approximation described above has very useful properties in that the (N-1) contin-
gency solutions can be computed without requiring
[
B′(n)
]−1
and
[
B′′(n)
]−1
or even[
B′(0)
]−1
and
[
B′′(0)
]−1
within iterations of the contingency solution.
[
B′(0)
]−1
and
[
B′′(0)
]−1
only are needed for this method at all, and only then to pre-compute
scalar constants and vector constants for each contingency.
However, as described above the approximation depends on neglecting the difference
between
[
∆Q(n)
V(n)
]
and
[
∆Q(0)
V(0)
]
in computing the ∆V equation, as shown in Equa-
tion 4.144, and on neglecting the difference between
[
∆P(n)
V(n)
]
and
[
∆P(0)
V(0)
]
in com-
puting the ∆θ equation. This may significantly affect the number of iterations required for
convergence.
Examination of Equations 4.128, 4.146 and 4.148 shows that under this approxima-
tion, the equations for
[
∆V(n)
]
and
[
∆θ(n)
]
do not depend on data from the current
iteration of the solution method at all, but only on the pre-computed constants and base
case data. This means
[
∆V(n)
]
and
[
∆θ(n)
]
can be pre-computed, and their values
are entirely decoupled from the iterations of the solver. It bears consideration whether it
will remain stable under all conditions.
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Further, while Stott and Alsac state this approximation can be applied the set of (N-
2) contingencies using the the base case (N-0) data by updating the method for multi-
ple outages, they originally found it faster than inverting a new set of
[
B′(n)
]−1
, and[
B′′(n)
]−1
matrices for at most three multiple outages [70], presumably because of ad-
ditional iterations required for convergence under the approximate method.
The speed of the approximate method makes it of interest for the work developed in
this thesis. However, the equations for ∆θ and ∆V developed in Section 4.5.5 make a
better basis for (N-2) and (N-x) contingency cases, and may simply prove more practical
as highly-optimized GPGPGU sparse matrix routines become widely available. Methods
for (N-x) will be discussed further in Chapter 5.
An alternative pair of equations for ∆θ and ∆V that are not completely decoupled from
the iterations of the contingency solver could be formed as follows:
[
∆θ(n)
]
=
[
B′(0)
]−1
·
[
∆P(0)
V(0)
]
(4.150)
− c(n)B′
[
x
(n)
B′
] [
m(n)
] [
B′(0)
]−1
·
[
∆P(n)
V(n)
]
=
[
∆θ(0)
]
− c(n)B′
[
x
(n)
B′
] [
m(n)
] [
B′(0)
]−1
·
[
∆P(n)
V(n)
]
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[
∆V(n)
]
=
[
B′′(0)
]−1
·
[
∆Q(0)
V(0)
]
(4.151)
− c(n)B′′
[
x
(n)
B′′
] [
m(n)
] [
B′′(0)
]−1
·
[
∆Q(n)
V(n)
]
=
[
∆V(0)
]
− c(n)B′′
[
x
(n)
B′′
] [
m(n)
] [
B′′(0)
]−1
·
[
∆Q(n)
V(n)
]
These are not of interest for the work developed in this thesis. Since the use of these
equations would require
[
B′(0)
]−1
and
[
B′′(0)
]−1
within iterations of the contingency
solution, it is preferable to use the more accurate equations for ∆θ and ∆V developed in
Section 4.5.5.
4.6 FPDF Contingency Algorithm with Stott and Alsac
Approximation
This section will walk through computing a single contingency n in which the line from
bus ` to busm is out of service, using Equations 4.148 and 4.146 developed in Section 4.5.6
for the ∆θ and ∆V calculations respectively. Section 4.3 gives the solution for the base
case of the system, with no lines out of service. For this section, it is presumed that the base
case for no lines out of services has been solved and the data available, with the tolerances
for convergence of the base case set very small.
In this version of the algorithm, the
[
Gbus
]
and
[
Bbus
]
matrices are the only
sparse matrices.
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4.6.1 Inputs to the FPDF Contingency Algorithm with Stott and Alsac
Approximation
•
[
V
(n)
0
]
is an Nbuses × 1 vector of scalar voltage magnitudes at each bus from the
solution of the base case
•
[
θ
(n)
0
]
is anNbuses×1 vector of scalar voltage angles at each bus from the solution
of the base case
•
[
Gbus
]
is anNbuses×Nbuses matrix of the real parts of the entries in the
[
~Ybus
]
matrix for the base case
•
[
Bbus
]
is an Nbuses × Nbuses matrix of the imaginary parts of the entries in the[
~Ybus
]
matrix for the base case
•
[
Psched
]
is an Nbuses × 1 vector of scalar scheduled active power at each bus
•
[
Qsched
]
is an Nbuses × 1 vector of scalar scheduled reactive power at each bus
• c(n)B′ and c(n)B′′ are pre-computed constants for the ∆θ and ∆V update equations
•
[
x
(n)
B′
]
and
[
x
(n)
B′′
]
pre-computed Nbuses × 1 vectors for the ∆θ and ∆V update
equations
•
[
∆θ(0)
]
is an Nbuses× 1 vector of scalar voltage angle deltas at each bus from the
solution of the base case
•
[
∆V(0)
]
is an Nbuses × 1 vector of scalar voltage magnitude deltas at each bus
from the solution of the base case
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4.6.2 The P − θ Iteration:
The P − θ iteration:
[
V
′(n)
0
]
=
[
V
(n)
0
]
∗ .
(
cos .
[
θ
(n)
0
])
(4.152)[
V
′′(n)
0
]
=
[
V
(n)
0
]
∗ .
(
sin .
[
θ
(n)
0
])
(4.153)
[
I
′(n)
1/2
]
=
[
Gbus
]
·
[
V
′(n)
0
]
−
[
Bbus
]
·
[
V
′′(n)
0
]
(4.154)[
I
′′(n)
1/2
]
=
[
Gbus
]
·
[
V
′′(n)
0
]
+
[
Bbus
]
·
[
V
′(n)
0
]
(4.155)
I
′(n)
adjust,1/2 =
[
Gbus
]
[`,m] ·
([
V
′(n)
0
]
[`]−
[
V
′(n)
0
]
[m]
)
(4.156)
−
[
Bbus
]
[`,m] ·
([
V
′′(n)
0
]
[`]−
[
V
′′(n)
0
]
[m]
)
[
I
′(n)
1/2
]
[`] =
[
I
′(n)
1/2
]
[`] + I
′(n)
adjust,1/2 (4.157)[
I
′(n)
1/2
]
[m] =
[
I
′(n)
1/2
]
[m]− I′(n)adjust,1/2
I
′′(n)
adjust,1/2 =
[
Gbus
]
[`,m] ·
([
V
′′(n)
0
]
[`]−
[
V
′′(n)
0
]
[m]
)
(4.158)
+
[
Bbus
]
[`,m] ·
([
V
′(n)
0
]
[`]−
[
V
′(n)
0
]
[m]
)
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[
I
′′(n)
1/2
]
[`] =
[
I
′′(n)
1/2
]
[`] + I
′′(n)
adjust,1/2 (4.159)[
I
′′(n)
1/2
]
[m] =
[
I
′′(n)
1/2
]
[m]− I′′(n)adjust,1/2
[
P
(n)
1
]
=
[
V
′(n)
0
]
∗ .
[
I
′(n)
1/2
]
+
[
V
′′(n)
0
]
∗ .
[
I
′′(n)
1/2
]
(4.160)
(4.161)
[
∆P
(n)
1
]
=
[
Psched
]
−
[
P
(n)
1
]
(4.162)
∆P
(n)
max,1 = max
([
∆P
(n)
1
])
(4.163)
[
∆θ
(n)
1
]
=
[
∆θ(0)
]
− c(n)B′
[
x
(n)
B′
]
(4.164)
·
([
∆θ(0)
]
[`]−
[
∆θ(0)
]
[m]
)
[
θ
(n)
1
]
=
[
θ
(n)
0
]
+
[
∆θ
(n)
1
]
(4.165)
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4.6.3 The Q− V Iteration:
The Q− V iteration:
[
V
′(n)
1/2
]
=
[
V
(n)
0
]
∗ .
(
cos .
[
θ
(n)
1
])
(4.166)[
V
′′(n)
1/2
]
=
[
V
(n)
0
]
∗ .
(
sin .
[
θ
(n)
1
])
(4.167)
[
I
′(n)
1
]
=
[
Gbus
]
·
[
V
′(n)
1/2
]
−
[
Bbus
]
·
[
V
′′(n)
1/2
]
(4.168)[
I
′′(n)
1
]
=
[
Gbus
]
·
[
V
′′(n)
1/2
]
+
[
Bbus
]
·
[
V
′(n)
1/2
]
(4.169)
I
′(n)
adjust,1 =
[
Gbus
]
[`,m] ·
([
V
′(n)
1/2
]
[`]−
[
V
′(n)
1/2
]
[m]
)
(4.170)
−
[
Bbus
]
[`,m] ·
([
V
′′(n)
1/2
]
[`]−
[
V
′′(n)
1/2
]
[m]
)
[
I
′(n)
1
]
[`] =
[
I
′(n)
1
]
[`] + I
′(n)
adjust,1 (4.171)[
I
′(n)
1
]
[m] =
[
I
′(n)
1
]
[m]− I′(n)adjust,1
I
′′(n)
adjust,1 =
[
Gbus
]
[`,m] ·
([
V
′′(n)
1/2
]
[`]−
[
V
′′(n)
1/2
]
[m]
)
(4.172)
+
[
Bbus
]
[`,m] ·
([
V
′(n)
1/2
]
[`]−
[
V
′(n)
1/2
]
[m]
)
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[
I
′′(n)
1
]
[`] =
[
I
′′(n)
1
]
[`] + I
′′(n)
adjust,1 (4.173)[
I
′′(n)
1
]
[m] =
[
I
′′(n)
1
]
[m]− I′′(n)adjust,1
[
Q
(n)
1
]
=
[
V
′′(n)
1/2
]
∗ .
[
I
′(n)
1
]
−
[
V
′(n)
1/2
]
∗ .
[
I
′′(n)
1
]
(4.174)
[
∆Q
(n)
1
]
=
[
Qsched
]
−
[
Q
(n)
1
]
(4.175)
∆Q
(n)
max,1 = max
([
∆Q
(n)
1
])
(4.176)
[
∆V
(n)
1
]
=
[
∆V(0)
]
− c(n)B′′
[
x
(n)
B′′
]
(4.177)
·
([
∆V(0)
]
[`]−
[
∆V(0)
]
[m]
)
[
V
(n)
1
]
=
[
V
(n)
0
]
+
[
∆V
(n)
1
]
(4.178)
If ∆Pmax and ∆Qmax have not converged to within tolerance, iterate by returning to
Equation 4.152 , which now becomes:
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[
V
′(n)
1
]
=
[
V
(n)
1
]
∗ .
(
cos .
[
θ
(n)
1
])
(4.179)[
V
′′(n)
1
]
=
[
V
(n)
1
]
∗ .
(
sin .
[
θ
(n)
1
])
(4.180)
4.7 FPDF Contingency Algorithm, Full ∆θ and ∆V
This section will walk through computing a single contingency n in which the line
from bus ` to bus m is out of service, using Equations 4.126 and 4.127 for the ∆θ and ∆V
calculations respectively. Section 4.3 gives the solution for the base case of the system,
with no lines out of service. For this section, it is presumed that the base case for no lines
out of services has been solved and the data available, with the tolerances for convergence
of the base case set very small.
This version is more mathematically accurate than Section 4.6 in that it does not de-
pend on neglecting the difference between
[
∆Q(n)
V(n)
]
and
[
∆Q(0)
V(0)
]
in computing
the ∆V equation, as shown in Equation 4.144, and on neglecting the difference between[
∆P(n)
V(n)
]
and
[
∆P(0)
V(0)
]
in computing the ∆θ equation. As a result, this version is
mathematically more nearly equivalent to the conventional FDPF. This may significantly
reduce the number of iterations required for convergence.
Further, while method in Section 4.6 can be applied the set of (N-2) contingencies using
the the base case (N-0) data by updating the method for multiple outages, the approxima-
tion involved does affect convergence enough that Stott and Alsac originally found it faster
than inverting a new set of
[
B′(n)
]−1
, and
[
B′′(n)
]−1
matrices for at most three multi-
ple outages [70]. As a result, both versions are of use for computing (N-x) contingencies.
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Methods for (N-x) will be discussed further in Chapter 5.
In this version of the algorithm the large sparse matrices that must be transported to
the GPGPU are four instead of two:
[
Gbus
]
,
[
Bbus
]
,
[
B′(n)
]−1
, and
[
B′′(n)
]−1
.
Additionally, there are other aspects to this version that are not as amenable to some of the
methods developed in Chapter 5.
4.7.1 Inputs to the FPDF Contingency Algorithm, Full ∆θ and ∆V
•
[
V
(n)
0
]
is an Nbuses × 1 vector of scalar voltage magnitudes at each bus from the
solution of the base case
•
[
θ
(n)
0
]
is anNbuses×1 vector of scalar voltage angles at each bus from the solution
of the base case
•
[
Gbus
]
is anNbuses×Nbuses matrix of the real parts of the entries in the
[
~Ybus
]
matrix for the base case
•
[
Bbus
]
is an Nbuses × Nbuses matrix of the imaginary parts of the entries in the[
~Ybus
]
matrix for the base case
•
[
Psched
]
is an Nbuses × 1 vector of scalar scheduled active power at each bus
•
[
Qsched
]
is an Nbuses × 1 vector of scalar scheduled reactive power at each bus
•
[
B′(0)
]−1
is a pre-computed inverse of a FDPF constant matrix from the solution
of the base case
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•
[
B′′(0)
]−1
is a pre-computed inverse of a FDPF constant matrix from the solution
of the base case
• c(n)B′ and c(n)B′′ are pre-computed scalar constants for the ∆θ and ∆V update equations
•
[
x
(n)
B′
]
and
[
x
(n)
B′′
]
pre-computed Nbuses × 1 vectors of scalar values for the ∆θ
and ∆V update equations
4.7.2 The P − θ Iteration:
The P − θ iteration:
[
V
′(n)
0
]
=
[
V
(n)
0
]
∗ .
(
cos .
[
θ
(n)
0
])
(4.181)[
V
′′(n)
0
]
=
[
V
(n)
0
]
∗ .
(
sin .
[
θ
(n)
0
])
(4.182)
[
I
′(n)
1/2
]
=
[
Gbus
]
·
[
V
′(n)
0
]
−
[
Bbus
]
·
[
V
′′(n)
0
]
(4.183)[
I
′′(n)
1/2
]
=
[
Gbus
]
·
[
V
′′(n)
0
]
+
[
Bbus
]
·
[
V
′(n)
0
]
(4.184)
I
′(n)
adjust,1/2 =
[
Gbus
]
[`,m] ·
([
V
′(n)
0
]
[`]−
[
V
′(n)
0
]
[m]
)
(4.185)
−
[
Bbus
]
[`,m] ·
([
V
′′(n)
0
]
[`]−
[
V
′′(n)
0
]
[m]
)
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[
I
′(n)
1/2
]
[`] =
[
I
′(n)
1/2
]
[`] + I
′(n)
adjust,1/2 (4.186)[
I
′(n)
1/2
]
[m] =
[
I
′(n)
1/2
]
[m]− I′(n)adjust,1/2
I
′′(n)
adjust,1/2 =
[
Gbus
]
[`,m] ·
([
V
′′(n)
0
]
[`]−
[
V
′′(n)
0
]
[m]
)
(4.187)
+
[
Bbus
]
[`,m] ·
([
V
′(n)
0
]
[`]−
[
V
′(n)
0
]
[m]
)
[
I
′′(n)
1/2
]
[`] =
[
I
′′(n)
1/2
]
[`] + I
′′(n)
adjust,1/2 (4.188)[
I
′′(n)
1/2
]
[m] =
[
I
′′(n)
1/2
]
[m]− I′′(n)adjust,1/2
[
P
(n)
1
]
=
[
V
′(n)
0
]
∗ .
[
I
′(n)
1/2
]
+
[
V
′′(n)
0
]
∗ .
[
I
′′(n)
1/2
]
(4.189)
[
∆P
(n)
1
]
=
[
Psched
]
−
[
P
(n)
1
]
(4.190)
∆P
(n)
max,1 = max
([
∆P
(n)
1
])
(4.191)
[
∆P
(n)
1
V
(n)
1
]
=
[
∆P
(n)
1
]
/.
[
V
(n)
0
]
(4.192)
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[
∆θ
(n)
temp,1
]
=
[
B′
]−1
·
[
∆P
(n)
1
V
(n)
1
]
(4.193)[
∆θ
(n)
1
]
=
[
∆θ
(n)
temp,1
]
− c(n)B′
[
x
(n)
B′
]
·
([
∆θ
(n)
temp,1
]
[`]−
[
∆θ
(n)
temp,1
]
[m]
)
[
θ
(n)
1
]
=
[
θ
(n)
0
]
+
[
∆θ
(n)
1
]
(4.194)
4.7.3 The Q− V Iteration:
The Q− V iteration:
[
V
′(n)
1/2
]
=
[
V
(n)
0
]
∗ .
(
cos .
[
θ
(n)
1
])
(4.195)[
V
′′(n)
1/2
]
=
[
V
(n)
0
]
∗ .
(
sin .
[
θ
(n)
1
])
(4.196)
[
I
′(n)
1
]
=
[
Gbus
]
·
[
V
′(n)
1/2
]
−
[
Bbus
]
·
[
V
′′(n)
1/2
]
(4.197)[
I
′′(n)
1
]
=
[
Gbus
]
·
[
V
′′(n)
1/2
]
+
[
Bbus
]
·
[
V
′(n)
1/2
]
(4.198)
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I
′(n)
adjust,1 =
[
Gbus
]
[`,m] ·
([
V
′(n)
1/2
]
[`]−
[
V
′(n)
1/2
]
[m]
)
(4.199)
−
[
Bbus
]
[`,m] ·
([
V
′′(n)
1/2
]
[`]−
[
V
′′(n)
1/2
]
[m]
)
[
I
′(n)
1
]
[`] =
[
I
′(n)
1
]
[`] + I
′(n)
adjust,1 (4.200)[
I
′(n)
1
]
[m] =
[
I
′(n)
1
]
[m]− I′(n)adjust,1
I
′′(n)
adjust,1 =
[
Gbus
]
[`,m] ·
([
V
′′(n)
1/2
]
[`]−
[
V
′′(n)
1/2
]
[m]
)
(4.201)
+
[
Bbus
]
[`,m] ·
([
V
′(n)
1/2
]
[`]−
[
V
′(n)
1/2
]
[m]
)
[
I
′′(n)
1
]
[`] =
[
I
′′(n)
1
]
[`] + I
′′(n)
adjust,1 (4.202)[
I
′′(n)
1
]
[m] =
[
I
′′(n)
1
]
[m]− I′′(n)adjust,1
[
Q
(n)
1
]
=
[
V
′′(n)
1/2
]
∗ .
[
I
′(n)
1
]
−
[
V
′(n)
1/2
]
∗ .
[
I
′′(n)
1
]
(4.203)
[
∆Q
(n)
1
]
=
[
Qsched
]
−
[
Q
(n)
1
]
(4.204)
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∆Q
(n)
max,1 = max
([
∆Q
(n)
1
])
(4.205)
[
∆Q
(n)
1
V
(n)
1
]
=
[
∆Q
(n)
1
]
/.
[
V
(n)
1/2
]
(4.206)
[
∆V
(n)
temp
]
=
[
B′′(0)
]−1
·
[
∆Q(n)
V(n)
]
(4.207)[
∆V(n)
]
=
[
∆V
(n)
temp
]
− c(n)B′′
[
x
(n)
B′′
]
·
([
∆V
(n)
temp
]
[`]−
[
∆V
(n)
temp
]
[m]
)
[
V
(n)
1
]
=
[
V
(n)
0
]
+
[
∆V
(n)
1
]
(4.208)
If ∆Pmax and ∆Qmax have not converged to within tolerance, iterate by returning to
Equation 4.181 , which now becomes:
[
V
′(n)
1
]
=
[
V
(n)
1
]
∗ .
(
cos .
[
θ
(n)
1
])
(4.209)[
V
′′(n)
1
]
=
[
V
(n)
1
]
∗ .
(
sin .
[
θ
(n)
1
])
(4.210)
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4.8 Summary
The beginning of this chapter outlined the motivations for the design choices underly-
ing the method developed in this thesis. While GPGPUs and their associated toolsets have
developed substantially since this work was begun, many of the fundamental properties
that drove the design criteria for this method remain the same. GPGPUs are still designed
primarily for rudimentary arithmetic at the transistor level. Moving data to and from the
GPGPU from the computer system main memory can still be a fundamental determiner of
application speed. The architecture of GPGPUs remains the SIMD-within MIMD archi-
tecture described in Chapter 3. As a result, the method developed in this thesis remains of
interest even with improvements to the available technology.
This chapter also outlined the basic FDPF algorithm and then showed alterations to
that algorithm designed to both deal with the limits of the GPGPU and facilitate slicing
across the set of (N-1) contingencies to create blocks of dense vectorized computation.
One proposed method that uses a fast approximation was outlined for a single contingency
in Section 4.6. A second proposed method without the approximation was outlined for a
single contingency in Section 4.7 Further details and methods for computing across con-
tingencies will be the focus of Chapter 5.
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Chapter 5
Details of the Proposed Method
This chapter continues from Chapter 4 and gives additional details of the proposed
method. Continuing the discussion of computing the set of (N-1) contingencies, the pro-
posed method exploits as much as possible instances where the same data can be used
simultaneously in computations for all of the set of (N-1) contingencies. The routines for
the computing the algorithm in Section 4.6 are primarily of two types:
• Routines in which the same data is needed across all (N-1) contingencies.
• Routines in which the data to be worked upon is unique to each contingency.
Further, while most computations take place across repeated iterations of the FDPF
contingency algorithm proposed here, there are some that can be pre-computed before
iterations of the solver begin.
Nearly all the routines discussed in this chapter involve manipulation of large blocks
of dense vectors. Depending on the GPGPU used and the size of the power system being
studied, all the data for a given routine may fit on the GPGPU at one time, or it may not. To
aid in clarity, the routines below will not, in the main, include tiling strategies for breaking
the data into sections that will fit in GPGPU memory, though comments on which data
to prioritize may be included. Since the functionality to interleave GPGPU computation
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with transporting data between the computer system main memory and the GPGPU is now
fairly standard (most GPGPUs sold after 2010 have this capability), it is recommended
that this functionality be employed as much as possible, both in tiling data into sections
for individual routines and in preparing data needed by the next routine.
This chapter first details some common routines that are used in multiple instances
in the methodology proposed. The next section discusses pre-computation of data that
can be prepared outside of the main loop of the iterative FDPF solution algorithm. The
next section is a walk-through of the proposed method for computing the set of (N-1)
contingencies, detailing methods for slicing across contingencies to create large blocks of
dense vector operations. The chapter concludes with a discussion of applying the method
developed here to (N-x) contingency analysis and a chapter summary.
5.1 Common Routines
Certain routines that are used repeatedly throughout the method are discussed in this
section.
5.1.1 A Sparse Matrix Multiplied by a Block of Dense Vectors
Let there be a Nbuses × Nbuses matrix
[
S
]
, which is to be multiplied by a different
Nbuses × 1 vector
[
d(n)
]
for each of the set of (N-1) contingencies. If N = Nlines, the
number of lines to be taken out of service, then the set of Nlines vectors
[
d(n)
]
can be
combined into a single Nbuses ×Nlines dense block:
5.1. Common Routines 102
[
d(1) d(2) d(3) · · · d(Nlines)
]
(5.1)
Then the following multiplication produces another Nbuses ×Nlines dense block:
[
dS(1) dS(2) · · · dS(Nlines)
]
=
[
S
]
·
[
d(1) d(2) · · · d(Nlines)
]
(5.2)
Computing the above with one thread per dense vector, the CUDA broadcast function-
ality for the GPGPU can be used to broadcast values from
[
S
]
simultaneously to the
vectors
[
d(1) d(2) d(3) · · · d(Nlines)
]
dramatically reducing memory accesses and
memory access contention.
There are a number of approaches to optimizing the matrix-vector multiplication in
the above computation, including a number of approaches for exploiting the sparsity of
the matrix. However, it is not the purpose of this work to develop sparse matrix methods
for GPGPU architecture. Accordingly, the routines and methods developed in this chap-
ter do not specify the exact method used to represent the sparse matrix or carry out the
computation above.
5.1.2 Polar to Rectangular Conversion of a Block of Dense Vectors
Equations of the form:
[
V
′(n)
i
]
=
[
V
(n)
i
]
∗ .
(
cos .
[
θ
(n)
i
])
(5.3)[
V
′′(n)
i
]
=
[
V
(n)
i
]
∗ .
(
sin .
[
θ
(n)
i
])
(5.4)
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appeared repeatedly in Chapter 4, and polar to rectangular conversion of a block of dense
vectors is a repeated task in the methods outlined in this thesis. Unlike the parts of the
methods in which a sparse matrix multiplied is by a block of dense vectors – in which
the same sparse matrix is needed across all (N-1) contingencies – polar to rectangular
conversion of a block of dense vectors operates only upon data which is unique to each
contingency and is fundamentally a question of sheer bulk processing.
Rather than than clog the too-few and too-slow special function units that perform the
GPGPU sine and cosine functions, the proposed method is to use Taylor series approxima-
tions for cos θ and sin θ:
cos θ = (1− 0.5 ∗ θ ∗ θ) (5.5)
sin θ =
(
θ − θ ∗ θ ∗ θ
6
)
To save on indexing and improve memory performance,
[
V
′(n)
i
]
and
[
V
′′(n)
i
]
are
not loaded and stored as separate vectors, but as a single complex vector of CUDA aligned
type float2, such that
[
V′,V′′(n)i
]
[`].V ′ =
[
V
′(n)
i
]
[`] (5.6)[
V′,V′′(n)i
]
[`].V ′′ =
[
V
′′(n)
i
]
[`]
However, since
[
V
(n)
i
]
and
[
θ
(n)
i
]
are not always needed at the same time, they
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are loaded and stored as separate scalar vectors so that one or both are loaded as needed.
For a single float2 vector
[
V′,V′′(n)i
]
, computed from a single pair of scalar
vectors
[
V
(n)
i
]
and
[
θ
(n)
i
]
,
[
V′,V′′(n)i
]
[`].V ′ =
[
V
(n)
i
]
[`] (5.7)
θ =
[
θ
(n)
i
]
[`][
V′,V′′(n)i
]
[`].V ′′ =
[
V′,V′′(n)i
]
[`].V ′ ∗
(
θ − θ ∗ θ ∗ θ
6
)
[
V′,V′′(n)i
]
[`].V ′ =
[
V′,V′′(n)i
]
[`].V ′ − 0.5 ∗ θ ∗ θ
for all `.
While most of the routines in this chapter will not, as an example the details for this
routine include tiling the blocks of dense vectors if the entire set is too large to fit in
GPGPU memory at one time. The end goal of this routine is a complete set of vectors[
V′,V′′(n)i
]
in GPGPU memory for use in computing the current equations.
Computation of the Polar to Rectangular Conversion of a Block of Dense Vectors
1. Allocate and load the first set of vectors
[
V
(1)
i V
(2)
i V
(3)
i · · ·
]
(5.8)
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to fast memory on the GPGPU.
2. Allocate and load the first set of vectors
[
θ
(1)
i θ
(2)
i θ
(3)
i · · ·
]
(5.9)
to fast memory on the GPGPU.
3. Allocate the first set of float2 vectors
[
V′,V′′(1)i V
′,V′′(2)i V
′,V′′(3)i · · ·
]
(5.10)
to fast memory on the GPGPU.
4. While computation begins, allocate and load the second sets of vectors
[
V
(j)
i V
(k)
i · · ·
]
(5.11)
[
θ
(j)
i θ
(k)
i · · ·
]
(5.12)
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and allocate the second set of vectors
[
V′,V′′(j)i V
′,V′′(k)i · · ·
]
(5.13)
5. Using one thread per
[
V′,V′′(n)i
]
vector, compute iteratively for each `:
[
V′,V′′(1)i
]
[`].V ′ =
[
V
(1)
i
]
[`] (5.14)
θ(`,1) =
[
θ
(1)
i
]
[`][
V′,V′′(1)i
]
[`].V ′′ =
[
V′,V′′(1)i
]
[`].V ′ ∗
(
θ(`,1) − θ
(`,1) ∗ θ(`,1) ∗ θ(`,1)
6
)
[
V′,V′′(1)i
]
[`].V ′ =
[
V′,V′′(1)i
]
[`].V ′ − 0.5 ∗ θ(`,1) ∗ θ(`,1)
simultaneously with:
[
V′,V′′(2)i
]
[`].V ′ =
[
V
(2)
i
]
[`] (5.15)
θ(`,2) =
[
θ
(2)
i
]
[`][
V′,V′′(2)i
]
[`].V ′′ =
[
V′,V′′(2)i
]
[`].V ′ ∗
(
θ(`,2) − θ
(`,2) ∗ θ(`,2) ∗ θ(`,2)
6
)
[
V′,V′′(2)i
]
[`].V ′ =
[
V′,V′′(2)i
]
[`].V ′ − 0.5 ∗ θ(`,2) ∗ θ(`,2)
...
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6. When the first set of vectors completes computation, write out the first set of vectors
if need be
[
V′,V′′(1)i V
′,V′′(2)i · · ·
]
(5.16)
to the computer system main memory and to storage for future use. If there is room,
skip this step and retain all
[
V′,V′′(n)i
]
in GPGPU memory for use in computing
the current equations.
7. Begin computation on the second set of vectors: Using one thread per
[
V′,V′′(n)i
]
vector, compute iteratively for each `:
[
V′,V′′(j)i
]
[`].V ′ =
[
V
(j)
i
]
[`] (5.17)
θ(`,j) =
[
θ
(j)
i
]
[`][
V′,V′′(j)i
]
[`].V ′′ =
[
V′,V′′(j)i
]
[`].V ′ ∗
(
θ(`,j) − θ
(`,j) ∗ θ(`,j) ∗ θ(`,j)
6
)
[
V′,V′′(j)i
]
[`].V ′ =
[
V′,V′′(j)i
]
[`].V ′ − 0.5 ∗ θ(`,j) ∗ θ(`,j)
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[
V′,V′′(k)i
]
[`].V ′ =
[
V
(k)
i
]
[`] (5.18)
θ(`,k) =
[
θ
(k)
i
]
[`][
V′,V′′(k)i
]
[`].V ′′ =
[
V′,V′′(k)i
]
[`].V ′ ∗
(
θ(`,k) − θ
(`,k) ∗ θ(`,k) ∗ θ(`,k)
6
)
[
V′,V′′(k)i
]
[`].V ′ =
[
V′,V′′(k)i
]
[`].V ′ − 0.5 ∗ θ(`,k) ∗ θ(`,k)
...
8. If needed, load the third set of vectors
[
V
(u)
i V
(v)
i · · ·
]
to the locations for the
first set
[
V
(1)
i V
(2)
i · · ·
]
and the third set of vectors
[
θ
(u)
i θ
(v)
i · · ·
]
to the
locations for the first set
[
θ
(1)
i θ
(2)
i · · ·
]
while computation of the second set
completes.
9. When the second set of vectors completes computation, write out the second set of
vectors if need be
[
V′,V′′(j)i V
′,V′′(k)i · · ·
]
(5.19)
to the computer system main memory and to storage for future use. If there is room,
skip this step and retain all
[
V′,V′′(n)i
]
in GPGPU memory for use in computing
the current equations.
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10. Continue to interleave writing out the results of the last set of vectors and loading
the next set of vectors with computing the current set until all have been computed.
11. Free the memory locations for the vectors[
V
(1)
i V
(2)
i · · ·
]
and
[
V
(j)
i V
(k)
i · · ·
]
.
12. Free the memory locations for the vectors[
θ
(1)
i θ
(2)
i · · ·
]
and
[
θ
(j)
i θ
(k)
i · · ·
]
.
13. The variables θ(`,n) should be thread-local register variables that are freed when their
threads complete.
14. Retain
[
V′,V′′(n)i
]
in GPGPU memory for use in computing the current equations,
and load any
[
V′,V′′(n)i
]
that have been written out to preserve room in GPGPU
memory.
5.1.3 Calculating the Bus Currents
Calculating the bus currents follows the same procedure for the P − θ Iteration or the
Q− V Iteration, with the one exception being the procedure for calculating the first set of
currents from the solution to the (N-0) base case. This part of the computation involves
routines in which the same data is needed across all (N-1) contingencies, such as a sparse
matrix multiplied by a dense block, and routines in which the data to be worked upon is
unique to each contingency in a manner similar to the computation in Section 5.1.2.
The initial current estimate is computed according to:
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[
I
′(n)
i
]
=
[
Gbus
]
·
[
V′i
]
−
[
Bbus
]
·
[
V′′i
]
(5.20)[
I
′′(n)
i
]
=
[
Gbus
]
·
[
V′′i
]
+
[
Bbus
]
·
[
V′i
]
(5.21)
The current adjustments to remove a line are as follows:
I
′(n)
adjust,i =
[
Gline
]
[n] ·
([
V
′(n)
i
]
[`]−
[
V
′(n)
i
]
[m]
)
(5.22)
−
[
Bline
]
[n] ·
([
V
′′(n)
i
]
[`]−
[
V
′′(n)
i
]
[m]
)
[
I
′(n)
i
]
[`] =
[
I
′(n)
i
]
[`] + I
′(n)
adjust,i (5.23)[
I
′(n)
i
]
[m] =
[
I
′(n)
i
]
[m]− I′(n)adjust,i
I
′′(n)
adjust,i =
[
Gline
]
[n] ·
([
V
′′(n)
i
]
[`]−
[
V
′′(n)
i
]
[m]
)
(5.24)
+
[
Bline
]
[n] ·
([
V
′(n)
i
]
[`]−
[
V
′(n)
i
]
[m]
)
[
I
′′(n)
i
]
[`] =
[
I
′′(n)
i
]
[`] + I
′′(n)
adjust,i (5.25)[
I
′′(n)
i
]
[m] =
[
I
′′(n)
i
]
[m]− I′′(n)adjust,i
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I
′(n)
i
]
and
[
I
′′(n)
i
]
are stored as a single vector of CUDA aligned type float2:[
I′, I′′(n)i
]
.
Similarly,
[
V
′(n)
i
]
and
[
V
′′(n)
i
]
are stored as a single vector of CUDA aligned type
float2:
[
V′,V′′(n)i
]
.
The end goal of this routine is a complete set of float2 vectors
[
I′, I′′(1) I′, I′′(2) · · · I′, I′′(Nlines)
]
(5.26)
and a complete set of float2 vectors
[
V′,V′′(1) V′,V′′(2) · · · V′,V′′(Nlines)
]
(5.27)
in GPGPU memory for use in computing the ∆P equation or the ∆Q equation.
Calculating the Bus Currents, Procedure
1. Choose a sparse-matrix-dense-block-multiplication routine based on the properties
of
[
Gbus
]
and
[
Bbus
]
2. Allocate and load
[
Gbus
]
to the GPGPU according to the sparse-matrix-dense-
block-multiplication routine chosen.
3. Allocate and load the set of float2 vectors
[
V′,V′′(1)i V
′,V′′(2)i · · ·
]
to fast
memory on the GPGPU if they are not there already. The total block is Nbuses ×
Nlines.
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4. Allocate the set of float2 vectors
[
I′, I′′(1)i I
′, I′′(2)i · · ·
]
to fast memory on
the GPGPU. The total block is Nbuses ×Nlines.
5. Using the sparse-matrix-dense-block-multiplication routine chosen, simultaneously
compute:
[
I′, I′′(1)i I
′, I′′(2)i · · ·
]
=
[
Gbus
]
(5.28)
·
[
V′,V′′(1)i V
′,V′′(2)i · · ·
]
(5.29)
which can also be written as
[
I′, I′′(1)i
]
.I ′ =
[
Gbus
]
·
[
V′,V′′(1)i
]
.V ′[
I′, I′′(1)i
]
.I ′′ =
[
Gbus
]
·
[
V′,V′′(1)i
]
.V ′′[
I′, I′′(2)i
]
.I ′ =
[
Gbus
]
·
[
V′,V′′(2)i
]
.V ′[
I′, I′′(2)i
]
.I ′′ =
[
Gbus
]
·
[
V′,V′′(2)i
]
.V ′′
...
(5.30)
6. Free
[
Gbus
]
.
7. Allocate and load
[
Bbus
]
to the GPGPU according to the sparse-matrix-dense-
block-multiplication routine chosen.
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8. Allocate and load the Nlines × 1 vector
[
Gline
]
.
9. Allocate and load the Nlines × 1 vector
[
Bline
]
.
10. Using the sparse-matrix-dense-block-multiplication routine chosen, simultaneously
compute:
[
I′, I′′(1)i
]
.I ′ =
[
I′, I′′(1)i
]
.I ′ −
[
Bbus
]
·
[
V′,V′′(1)i
]
.V ′′[
I′, I′′(1)i
]
.I ′′ =
[
I′, I′′(1)i
]
.I ′′ +
[
Bbus
]
·
[
V′,V′′(1)i
]
.V ′[
I′, I′′(2)i
]
.I ′ =
[
I′, I′′(2)i
]
.I ′ −
[
Bbus
]
·
[
V′,V′′(2)i
]
.V ′′[
I′, I′′(2)i
]
.I ′′ =
[
I′, I′′(2)i
]
.I ′′ +
[
Bbus
]
·
[
V′,V′′(2)i
]
.V ′
...
(5.31)
11. Free
[
Bbus
]
.
12. Allocate an Nlines × 1 vector of CUDA aligned type float2,
[
I′adj, I
′′
adj
]
.
13. Using Nlines threads, for each single contingency n in which the line from bus ` to
bus m is out of service, simultaneously compute:
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[
I′adj, I
′′
adj,i
]
[n].I ′adj =
[
Gline
]
[n]
·
([
V′,V′′(n)i
]
[`].V ′ −
[
V′,V′′(n)i
]
[m].V ′
)
[
I′adj, I
′′
adj,i
]
[n].I ′′adj =
[
Gline
]
[n]
·
([
V′,V′′(n)i
]
[`].V ′′ −
[
V′,V′′(n)i
]
[m].V ′′
)
[
I′adj, I
′′
adj,i
]
[n].I ′adj =
[
I′adj, I
′′
adj,i
]
[n].I ′adj −
[
Bline
]
[n]
·
([
V′,V′′(n)i
]
[`].V ′′ −
[
V′,V′′(n)i
]
[m].V ′′
)
[
I′adj, I
′′
adj,i
]
[n].I ′′adj =
[
I′adj, I
′′
adj,i
]
[n].I ′′adj +
[
Bline
]
[n]
·
([
V′,V′′(n)i
]
[`].V ′ −
[
V′,V′′(n)i
]
[m].V ′
)
(5.32)
for all n:
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[
I′adj, I
′′
adj,i
]
[1].I ′adj =
[
Gline
]
[1]
·
([
V′,V′′(1)i
]
[`1].V
′ −
[
V′,V′′(1)i
]
[m1].V
′
)
[
I′adj, I
′′
adj,i
]
[1].I ′′adj =
[
Gline
]
[1]
·
([
V′,V′′(1)i
]
[`1].V
′′ −
[
V′,V′′(1)i
]
[m1].V
′′
)
[
I′adj, I
′′
adj,i
]
[1].I ′adj =
[
I′adj, I
′′
adj,i
]
[1].I ′adj −
[
Bline
]
[1]
·
([
V′,V′′(1)i
]
[`1].V
′′ −
[
V′,V′′(1)i
]
[m1].V
′′
)
[
I′adj, I
′′
adj,i
]
[1].I ′′adj =
[
I′adj, I
′′
adj,i
]
[1].I ′′adj +
[
Bline
]
[1]
·
([
V′,V′′(1)i
]
[`1].V
′ −
[
V′,V′′(1)i
]
[m1].V
′
)
(5.33)
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[
I′adj, I
′′
adj,i
]
[2].I ′adj =
[
Gline
]
[2]
·
([
V′,V′′(2)i
]
[`2].V
′ −
[
V′,V′′(2)i
]
[m2].V
′
)
[
I′adj, I
′′
adj,i
]
[2].I ′′adj =
[
Gline
]
[2]
·
([
V′,V′′(2)i
]
[`2].V
′′ −
[
V′,V′′(2)i
]
[m2].V
′′
)
[
I′adj, I
′′
adj,i
]
[2].I ′adj =
[
I′adj, I
′′
adj,i
]
[2].I ′adj −
[
Bline
]
[2]
·
([
V′,V′′(2)i
]
[`2].V
′′ −
[
V′,V′′(2)i
]
[m2].V
′′
)
[
I′adj, I
′′
adj,i
]
[2].I ′′adj =
[
I′adj, I
′′
adj,i
]
[2].I ′′adj +
[
Bline
]
[2]
·
([
V′,V′′(2)i
]
[`2].V
′ −
[
V′,V′′(2)i
]
[m2].V
′
)
...
(5.34)
14. Free
[
Gline
]
.
15. Free
[
Bline
]
.
16. Using Nlines threads, simultaneously compute
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[
I′, I′′(n)i
]
[`].I ′ =
[
I′, I′′(n)i
]
[`].I ′ +
[
I′adj, I
′′
adj,i
]
[n].I ′adj (5.35)[
I′, I′′(n)i
]
[`].I ′′ =
[
I′, I′′(n)i
]
[`].I ′′ +
[
I′adj, I
′′
adj,i
]
[n].I ′′adj[
I′, I′′(n)i
]
[m].I ′ =
[
I′, I′′(n)i
]
[m].I ′ −
[
I′adj, I
′′
adj,i
]
[n].I ′adj[
I′, I′′(n)i
]
[m].I ′′ =
[
I′, I′′(n)i
]
[m].I ′′ −
[
I′adj, I
′′
adj,i
]
[n].I ′′adj
for all n:
[
I′, I′′(1)i
]
[`1].I
′ =
[
I′, I′′(1)i
]
[`1].I
′ +
[
I′adj, I
′′
adj,i
]
[1].I ′adj (5.36)[
I′, I′′(1)i
]
[`1].I
′′ =
[
I′, I′′(1)i
]
[`1].I
′′ +
[
I′adj, I
′′
adj,i
]
[1].I ′′adj[
I′, I′′(1)i
]
[m1].I
′ =
[
I′, I′′(1)i
]
[m1].I
′ −
[
I′adj, I
′′
adj,i
]
[1].I ′adj[
I′, I′′(1)i
]
[m1].I
′′ =
[
I′, I′′(1)i
]
[m1].I
′′ −
[
I′adj, I
′′
adj,i
]
[1].I ′′adj
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[
I′, I′′(2)i
]
[`2].I
′ =
[
I′, I′′(2)i
]
[`2].I
′ +
[
I′adj, I
′′
adj,i
]
[2].I ′adj (5.37)[
I′, I′′(2)i
]
[`2].I
′′ =
[
I′, I′′(2)i
]
[`2].I
′′ +
[
I′adj, I
′′
adj,i
]
[2].I ′′adj[
I′, I′′(2)i
]
[m2].I
′ =
[
I′, I′′(2)i
]
[m2].I
′ −
[
I′adj, I
′′
adj,i
]
[2].I ′adj[
I′, I′′(2)i
]
[m2].I
′′ =
[
I′, I′′(2)i
]
[m2].I
′′ −
[
I′adj, I
′′
adj,i
]
[2].I ′′adj
...
(5.38)
17. Free
[
I′adj, I
′′
adj
]
.
18. Retain
[
I′, I′′(1) I′, I′′(2) · · · I′, I′′(Nlines)
]
in GPGPU memory for use in com-
puting the ∆P equation or the ∆Q equation.
19. Retain
[
V′,V′′(1) V′,V′′(2) · · · V′,V′′(Nlines)
]
in GPGPU memory for use in
computing the ∆P equation or the ∆Q equation.
5.2 Pre-Computation
This section details computations that can be performed outside the loops of the itera-
tive FDPF solution algorithm.
5.2.1 The FDPF Base Case Constant Matrix Inverses
The matrices:
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[
B′(0)
]
,
[
B′′(0)
]
,
[
B′(0)
]−1
, and
[
B′′(0)
]−1
(5.39)
are required to compute the set of c(n)B′ and c
(n)
B′′ constants and the set of
[
x
(n)
B′
]
and[
x
(n)
B′′
]
vector constants. For the proposed method,
[
B′(0)
]−1
, and
[
B′′(0)
]−1
are
computed on using an established CPU-based sparse matrix solver and then stored.
5.2.2 The cB′ Constants and xB′ Vectors
For a single contingency n in which the line from bus ` to bus m is out of service,[
cx
(n)
B′
]
is calculated as follows:
b′n =
[
B′(0)
]
[`,m] (5.40)
[
x
(n)
B′
]
=
[
B′(0)
]−1
·
[
m(n)
]T
(5.41)
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c
(n)
B′ =
(
1
b′n
+
[
m(n)
]
·
[
B′(0)
]−1
·
[
m(n)
]T)−1
(5.42)
=
(
1
b′n
+
[
m(n)
]
·
[
x
(n)
B′
])−1
=
(
1
b′n
+
[
x
(n)
B′
]
[`]−
[
x
(n)
B′
]
[m]
)−1
[
cx
(n)
B′
]
= c
(n)
B′ ·
[
x
(n)
B′
]
(5.43)
The end goal of this routine is a complete set of vectors
[
cx
(1)
B′ cx
(2)
B′ · · · cx(Nlines)B′
]
(5.44)
written out to computer system main memory and storage for use in the iterations of the
FDPF contingency algorithm, if the version from Section 4.7 is being used. Otherwise,
if the method from Section 4.6 is being used, the vectors
[
cx
(n)
B′
]
should be retained in
GPGPU memory for use in computing The ∆θ vectors.
However, if not all data needed for this routine will fit in GPGPU memory as it is
needed, priority should be given to keeping the sparse matrices
[
B′(0)
]
and
[
B′(0)
]−1
in GPGPU memory while swapping out sections of blocks of dense vectors, since it is the
sparse matrices that provide data needed by all (N-1) contingencies.
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5.2.3 Computation of the cB′ Constants and xB′ Vectors
1. Choose a sparse-matrix storage method based on the properties of
[
B′(0)
]
.
2. Allocate and load
[
B′(0)
]
to texture memory according to the sparse-matrix stor-
age method chosen.
3. Allocate an Nlines × 1 vector
[
cB′
]
. This will eventually hold the set of c(n)B′
constants such that:
[
cB′
]
=
[
c
(1)
B′ c
(2)
B′ c
(3)
B′ · · · c(Nlines)B′
]
(5.45)
4. Using Nlines threads, compute:
[
cB′
]
[n] =
1[
B′(0)
]
[`,m]
(5.46)
for all n:
[
cB′
]
[1]
∣∣∣∣[ cB′ ] [2]∣∣∣∣ · · · = 1[
B′(0)
]
[`1,m1]
∣∣∣∣∣∣∣∣
1[
B′(0)
]
[`2,m2]
∣∣∣∣∣∣∣∣ · · ·
(5.47)
5. Free
[
B′(0)
]
.
5.2. Pre-Computation 122
6. Choose a sparse-matrix-dense-block-multiplication routine based on the properties
of
[
B′(0)
]−1
.
7. Allocate and load
[
B′(0)
]−1
according to the sparse-matrix-dense-block-multi-
plication routine chosen.
8. Allocate
[
cx
(1)
B′ cx
(2)
B′ · · · cx(Nlines)B′
]
. The total block is Nbuses ×Nlines.
9. Load
[
m(1),T m(2),T · · · m(Nlines),T
]
into
[
cx
(1)
B′ cx
(2)
B′ · · · cx(Nlines)B′
]
.
10. Compute:
[
cx
(1)
B′ cx
(2)
B′ · · · cx(Nlines)B′
]
=
[
B′(0)
]
(5.48)
·
[
cx
(1)
B′ cx
(2)
B′ · · · cx(Nlines)B′
]
11. Free
[
B′(0)
]−1
.
12. Using Nlines threads, compute:
[
cB′
]
[n] =
([
cB′
]
[n] +
[
cx
(n)
B′
]
[`]−
[
cx
(n)
B′
]
[m]
)−1
(5.49)
and
[
cx
(n)
B′
]
[n] =
([
cx
(n)
B′
]
[n]
)
∗
([
cB′
]
[n]
)
(5.50)
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for all n:
[
cB′
]
[1] =
([
cB′
]
[1] +
[
cx
(1)
B′
]
[`1]−
[
cx
(1)
B′
]
[m1]
)−1
(5.51)[
cB′
]
[2] =
([
cB′
]
[2] +
[
cx
(2)
B′
]
[`2]−
[
cx
(2)
B′
]
[m2]
)−1
[
cB′
]
[3] =
([
cB′
]
[3] +
[
cx
(3)
B′
]
[`3]−
[
cx
(3)
B′
]
[m3]
)−1
...
and
[
cx
(1)
B′
]
[1] =
[
cx
(1)
B′
]
[1]
[
cB′
]
[1] (5.52)[
cx
(2)
B′
]
[2] =
[
cx
(2)
B′
]
[2]
[
cB′
]
[2][
cx
(3)
B′
]
[3] =
[
cx
(3)
B′
]
[3]
[
cB′
]
[3]
...
13. Free
[
cB′
]
.
14. Write out
[
cx
(1)
B′ cx
(2)
B′ · · · cx(Nlines)B′
]
(5.53)
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to the computer system main memory and to storage for future use.
15. If the method from Section 4.7 is being used, free
[
cx
(1)
B′ cx
(2)
B′ · · · cx(Nlines)B′
]
(5.54)
Otherwise, if the method from Section 4.6 is being used, retain
[
cx
(1)
B′ cx
(2)
B′ · · · cx(Nlines)B′
]
(5.55)
in GPGPU memory and move on to calculating
[
∆θ
(1)
1 ∆θ
(2)
1 · · · ∆θ(Nlines)1
]
(5.56)
5.2.4 The ∆θ Vectors
As can be seen from Equation4.164, for a single contingency n in which the line from
bus ` to bus m is out of service:
[
∆θ
(n)
1
]
=
[
∆θ(0)
]
− c(n)B′
[
x
(n)
B′
]
(5.57)
·
([
∆θ(0)
]
[`]−
[
∆θ(0)
]
[m]
)
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for the method in Section 4.6, computing
[
∆θ
(n)
1
]
only requires data from the base case
and precomputed data such as c(n)B′ and
[
x
(n)
B′
]
. This means
[
∆θ
(n)
1
]
,
[
∆θ
(n)
2
]
,
[
∆θ
(n)
3
]
, · · · (5.58)
can be pre-computed before starting the main iterations of the FPDF Contingency Algo-
rithm. They are, in fact, identical:
[
∆θ
(n)
1
]
=
[
∆θ(0)
]
− c(n)B′
[
x
(n)
B′
]
(5.59)
·
([
∆θ(0)
]
[`]−
[
∆θ(0)
]
[m]
)
[
∆θ
(n)
2
]
=
[
∆θ(0)
]
− c(n)B′
[
x
(n)
B′
]
·
([
∆θ(0)
]
[`]−
[
∆θ(0)
]
[m]
)
[
∆θ
(n)
3
]
=
[
∆θ(0)
]
− c(n)B′
[
x
(n)
B′
]
·
([
∆θ(0)
]
[`]−
[
∆θ(0)
]
[m]
)
...
[
∆θ(0)
]
has been stored from the solution of the base case.
The end goal of this routine is a complete set of vectors
5.2. Pre-Computation 126
[
∆θ(1) ∆θ(2) · · · ∆θ(Nlines)
]
(5.60)
written out to computer system main memory and storage for use in the iterations of the
FDPF contingency algorithm using the Stott and Alsac approximation described in Sec-
tion 4.6.
5.2.5 Pre-computation of the ∆θ Vectors
1.
[
cx
(1)
B′ cx
(2)
B′ · · · cx(Nlines)B′
]
is already in GPGPU memory from computation
of the cB′ constants and xB′ vectors.
2. Allocate and load the Nbuses × 1 vector
[
∆θ(0)
]
into constant memory.
3. Allocate
[
∆θ(1) ∆θ(2) · · · ∆θ(Nlines)
]
. The entire block is Nbuses ×Nlines.
4. Use the CUDA broadcast functionality to initialize
[
∆θ(n)
]
=
[
∆θ(0)
]
(5.61)
for all n:
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[
∆θ(1) ∆θ(2) · · · ∆θ(Nlines)
]
=
[
∆θ(0)
]
(5.62)
5. Using Nlines threads, compute
[
∆θ(n)
]
=
[
∆θ(n)
]
−
[
cx
(n)
B′
]
(5.63)
·
([
∆θ(n)
]
[`]−
[
∆θ(n)
]
[m]
)
for all n:
[
∆θ(1)
]
=
[
∆θ(1)
]
−
[
cx
(1)
B′
]
(5.64)
·
([
∆θ(1)
]
[`1]−
[
∆θ(1)
]
[m1]
)
[
∆θ(2)
]
=
[
∆θ(2)
]
−
[
cx
(2)
B′
]
·
([
∆θ(2)
]
[`2]−
[
∆θ(2)
]
[m2]
)
...[
∆θ(Nlines)
]
=
[
∆θ(Nlines)
]
−
[
cx
(Nlines)
B′
]
·
([
∆θ(Nlines)
]
[`Nlines]−
[
∆θ(Nlines)
]
[mNlines]
)
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6. Write out
[
∆θ(1) ∆θ(2) · · · ∆θ(Nlines)
]
(5.65)
to the computer system main memory and to storage for future use.
7. Free
[
cx
(1)
B′ cx
(2)
B′ · · · cx(Nlines)B′
]
.
8. Free
[
∆θ(0)
]
.
9. Free
[
∆θ(1) ∆θ(2) · · · ∆θ(Nlines)
]
.
5.2.6 The cB′′ Constants and xB′′ Vectors
For a single contingency n in which the line from bus ` to bus m is out of service:
b′′n =
[
B′′(0)
]
[`,m] (5.66)
[
x
(n)
B′′
]
=
[
B′′(0)
]−1
·
[
m(n)
]T
(5.67)
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c
(n)
B′′ =
(
1
b′′n
+
[
m(n)
]
·
[
B′′(0)
]−1
·
[
m(n)
]T)−1
(5.68)
=
(
1
b′′n
+
[
m(n)
]
·
[
x
(n)
B′′
])−1
=
(
1
b′′n
+
[
x
(n)
B′′
]
[`]−
[
x
(n)
B′′
]
[m]
)−1
[
cx
(n)
B′′
]
= c
(n)
B′′ ·
[
x
(n)
B′′
]
(5.69)
The end goal of this routine is a complete set of vectors
[
cx
(1)
B′′ cx
(2)
B′′ · · · cx(Nlines)B′′
]
(5.70)
written out to computer system main memory and storage for use in the iterations of the
FDPF contingency algorithm, if the version from Section 4.7 is being used. Otherwise,
if the method from Section 4.6 is being used, the vectors
[
cx
(n)
B′′
]
should be retained in
GPGPU memory for use in computing The ∆V vectors.
However, if not all data needed for this routine will fit in GPGPU memory as it is
needed, priority should be given to keeping the sparse matrices
[
B′′(0)
]
and
[
B′′(0)
]−1
in GPGPU memory while swapping out sections of blocks of dense vectors, since it is the
sparse matrices that provide data needed by all (N-1) contingencies.
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5.2.7 Computation of the cB′′ Constants and xB′′ Vectors
1. Choose a sparse-matrix storage method based on the properties of
[
B′′(0)
]
.
2. Allocate and load
[
B′′(0)
]
to texture memory according to the sparse-matrix stor-
age method chosen.
3. Allocate an Nlines × 1 vector
[
cB′′
]
. This will eventually hold the set of c(n)B′′
constants such that:
[
cB′′
]
=
[
c
(1)
B′′ c
(2)
B′′ c
(3)
B′′ · · · c(Nlines)B′′
]
(5.71)
4. Using Nlines threads, compute:
[
cB′′
]
[n] =
1[
B′′(0)
]
[`,m]
(5.72)
for all n:
[
cB′′
]
[1]
∣∣∣∣[ cB′′ ] [2]∣∣∣∣ · · · = 1[
B′′(0)
]
[`1,m1]
∣∣∣∣∣∣∣∣
1[
B′′(0)
]
[`2,m2]
∣∣∣∣∣∣∣∣ · · ·
(5.73)
5. Free
[
B′′(0)
]
.
5.2. Pre-Computation 131
6. Choose a sparse-matrix-dense-block-multiplication routine based on the properties
of
[
B′′(0)
]−1
.
7. Load
[
B′′(0)
]−1
according to the sparse-matrix-dense-block-multiplication rou-
tine chosen.
8. Allocate
[
cx
(1)
B′′ cx
(2)
B′′ · · · cx(Nlines)B′′
]
or its first subset according to the sparse-
matrix-dense-block-multiplication routine chosen. The total block isNbuses×Nlines.
9. Load
[
m(1),T m(2),T · · · m(Nlines),T
]
into
[
cx
(1)
B′′ cx
(2)
B′′ · · · cx(Nlines)B′′
]
.
10. Compute:
[
cx
(1)
B′′ cx
(2)
B′′ · · · cx(Nlines)B′′
]
=
[
B′′(0)
]
(5.74)
·
[
cx
(1)
B′′ cx
(2)
B′′ · · · cx(Nlines)B′′
]
11. Free
[
B′′(0)
]−1
.
12. Using Nlines threads, compute:
[
cB′′
]
[n] =
([
cB′′
]
[n] +
[
cx
(n)
B′′
]
[`]−
[
cx
(n)
B′′
]
[m]
)−1
(5.75)
and
[
cx
(n)
B′′
]
[n] =
([
cx
(n)
B′′
]
[n]
)
∗
([
cB′′
]
[n]
)
(5.76)
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for all n:
[
cB′′
]
[1] =
([
cB′′
]
[1] +
[
cx
(1)
B′′
]
[`1]−
[
cx
(1)
B′′
]
[m1]
)−1
(5.77)[
cB′′
]
[2] =
([
cB′′
]
[2] +
[
cx
(2)
B′′
]
[`2]−
[
cx
(2)
B′′
]
[m2]
)−1
[
cB′′
]
[3] =
([
cB′′
]
[3] +
[
cx
(3)
B′′
]
[`3]−
[
cx
(3)
B′′
]
[m3]
)−1
...
and
[
cx
(1)
B′′
]
[1] =
[
cx
(1)
B′′
]
[1]
[
cB′′
]
[1] (5.78)[
cx
(2)
B′′
]
[2] =
[
cx
(2)
B′′
]
[2]
[
cB′′
]
[2][
cx
(3)
B′′
]
[3] =
[
cx
(3)
B′
]
[3]
[
cB′′
]
[3]
...
13. Free
[
cB′′
]
.
14. Write out
[
cx
(1)
B′′ cx
(2)
B′′ · · · cx(Nlines)B′′
]
(5.79)
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to the computer system main memory and to storage for future use.
15. If the method from Section 4.7 is being used, free
[
cx
(1)
B′′ cx
(2)
B′′ · · · cx(Nlines)B′′
]
(5.80)
Otherwise, if the method from Section 4.6 is being used, retain
[
cx
(1)
B′′ cx
(2)
B′′ · · · cx(Nlines)B′′
]
(5.81)
in GPGPU memory and move on to calculating
[
∆V
(1)
1 ∆V
(2)
1 · · · ∆V(Nlines)1
]
(5.82)
5.2.8 The ∆V Vectors
As can be seen from Equation4.164, for a single contingency n in which the line from
bus ` to bus m is out of service:
[
∆V
(n)
1
]
=
[
∆V(0)
]
− c(n)B′′
[
x
(n)
B′′
]
(5.83)
·
([
∆V(0)
]
[`]−
[
∆V(0)
]
[m]
)
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for the method in Section 4.6, computing
[
∆V
(n)
1
]
only requires data from the base case
and precomputed data such as c(n)B′′ and
[
x
(n)
B′′
]
. This means
[
∆V
(n)
1
]
,
[
∆V
(n)
2
]
,
[
∆V
(n)
3
]
, · · · (5.84)
can be pre-computed before starting the main iterations of the FPDF Contingency Algo-
rithm. They are, in fact, identical:
[
∆V
(n)
1
]
=
[
∆V(0)
]
− c(n)B′′
[
x
(n)
B′′
]
(5.85)
·
([
∆V(0)
]
[`]−
[
∆V(0)
]
[m]
)
[
∆V
(n)
2
]
=
[
∆V(0)
]
− c(n)B′′
[
x
(n)
B′′
]
·
([
∆V(0)
]
[`]−
[
∆V(0)
]
[m]
)
[
∆V
(n)
3
]
=
[
∆V(0)
]
− c(n)B′′
[
x
(n)
B′′
]
·
([
∆V(0)
]
[`]−
[
∆V(0)
]
[m]
)
...
[
∆V(0)
]
has been stored from the solution of the base case.
The end goal of this routine is a complete set of vectors
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[
∆V(1) ∆V(2) · · · ∆V(Nlines)
]
(5.86)
written out to computer system main memory and storage for use in the iterations of the
FDPF contingency algorithm using the Stott and Alsac approximation described in Sec-
tion 4.6.
5.2.9 Pre-computation of the ∆V Vectors
1.
[
cx
(1)
B′′ cx
(2)
B′′ · · · cx(Nlines)B′′
]
is already in GPGPU memory from computation
of the cB′′ constants and xB′′ vectors.
2. Allocate and load the Nbuses × 1 vector
[
∆V(0)
]
into constant memory.
3. Allocate
[
∆V(1) ∆V(2) · · · ∆V(Nlines)
]
. The entire block isNbuses×Nlines.
4. Use the CUDA broadcast functionality to initialize
[
∆V(n)
]
=
[
∆V(0)
]
(5.87)
for all n:
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[
∆V(1) ∆V(2) · · · ∆V(Nlines)
]
=
[
∆V(0)
]
(5.88)
5. Using Nlines threads, compute
[
∆V(n)
]
=
[
∆V(n)
]
−
[
cx
(n)
B′′
]
(5.89)
·
([
∆V(n)
]
[`]−
[
∆V(n)
]
[m]
)
for all n:
[
∆V(1)
]
=
[
∆V(1)
]
−
[
cx
(1)
B′′
]
(5.90)
·
([
∆V(1)
]
[`1]−
[
∆V(1)
]
[m1]
)
[
∆V(2)
]
=
[
∆V(2)
]
−
[
cx
(2)
B′′
]
·
([
∆V(2)
]
[`2]−
[
∆V(2)
]
[m2]
)
...[
∆V(Nlines)
]
=
[
∆V(Nlines)
]
−
[
cx
(Nlines)
B′′
]
·
([
∆V(Nlines)
]
[`Nlines]−
[
∆V(Nlines)
]
[mNlines]
)
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6. Write out
[
∆V(1) ∆V(2) · · · ∆V(Nlines)
]
(5.91)
to the computer system main memory and to storage for future use.
7. Free
[
cx
(1)
B′′ cx
(2)
B′′ · · · cx(Nlines)B′′
]
.
8. Free
[
∆V(0)
]
.
9. Free
[
∆V(1) ∆V(2) · · · ∆V(Nlines)
]
.
5.3 FPDF (N-1) Contingencies Algorithm
This section will walk through computing the set of (N-1) contingencies for a power
system with Nlines possible single outages. For this section, it is presumed that the base
case for no lines out of services has been solved and the data available and that certain
values have been pre-computed.
This section follows the method outlined in Section 4.7 for a single contingency n in
which the line from bus ` to bus m is out of service and the full version of the ∆θ and ∆V
calculations are used. Where the method differs for the version in Section 4.6 that uses
the Stott and Alsac approximation, the changes for the alternative method are noted and
detailed.
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5.3.1 Inputs to the FPDF (N-1) Contingencies Algorithm
1.
[
V(0)
]
is an Nbuses × 1 vector of scalar voltage magnitudes at each bus from the
solution of the base case
2.
[
θ(0)
]
is anNbuses×1 vector of scalar voltage angles at each bus from the solution
of the base case
3.
[
Gbus
]
is anNbuses×Nbuses matrix of the real parts of the entries in the
[
~Ybus
]
matrix for the base case
4.
[
Bbus
]
is an Nbuses × Nbuses matrix of the imaginary parts of the entries in the[
~Ybus
]
matrix for the base case
5.
[
Psched
]
is an Nbuses × 1 vector of scalar scheduled active power at each bus
6.
[
Qsched
]
is an Nbuses × 1 vector of scalar scheduled reactive power at each bus
7. c(n)B′ and c
(n)
B′′ are pre-computed scalar constants for the ∆θ and V update equations
8.
[
x
(n)
B′
]
and
[
x
(n)
B′′
]
pre-computed Nbuses × 1 vectors of scalar values for the ∆θ
and V update equations
Items 7 through 8 above are different for the method outlined in Section 4.6 that uses
the Stott and Alsac approximation. For that version they are replaced with:
1.
[
∆θ(1) ∆θ(2) · · · ∆θ(Nlines)
]
is a set of Nlines pre-computed Nbuses × 1 vec-
tors for the θ update equation
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2.
[
∆V(1) ∆V(2) · · · ∆V(Nlines)
]
is a set of Nlines pre-computed Nbuses × 1
vectors for the V update equation
5.3.2 The P − θ Iteration: First Iteration
The initial bus voltages for each of the set of (N-1) contingencies are equal to the bus
voltages for the (N-0) base case. As a result, the first iteration can exploit greater re-use of
data than the later iterations.
Converting the Initial Bus Voltages from Polar to Rectangular
The initial bus voltage magnitude vectors are all equal to the voltage magnitude vector
from the solution of the base (N-0) case,
[
V(0)
]
:
[
V
(1)
0 V
(2)
0 · · · V(Nlines)0
]
=
[
V(0)
]
(5.92)
Similarly, the initial bus angle vectors are all equal to the voltage vector from the solu-
tion of the base (N-0) case,
[
θ(0)
]
:
[
θ
(1)
0 θ
(2)
0 · · · θ(Nlines)0
]
=
[
θ(0)
]
(5.93)
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It is not until the first set of current corrections that the vectors for the different con-
tingencies n begin to diverge. This makes converting the initial voltages from polar to
rectangular very simple, as it only has to be done for one Nbuses × 1 vector.
Following a reduced form of the procedure in Section 5.1.2,
[
V′′(0)
]
are also stored
as a single vector of CUDA aligned type float2:[
V′,V′′(0)
]
The end goal of this routine is the vector
[
V′,V′′(0)
]
in GPGPU memory for the
initial current calculations.
Converting the Initial Bus Voltages from Polar to Rectangular, Procedure
1. Allocate and load the Nbuses × 1 scalar vector
[
V(0)
]
to texture memory on the
GPGPU.
2. Allocate and load the Nbuses × 1 scalar vector
[
θ(0)
]
to texture memory on the
GPGPU.
3. Allocate the float2 vector
[
V′,V′′(0)
]
to fast memory on the GPGPU.
4. Using one thread per vector entry
[
V′,V′′(0)
]
[`], compute:
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[
V′,V′′(0)
]
[1].V ′ =
[
V(0)
]
[1] (5.94)
θ0,1 =
[
θ(0)
]
[1][
V′,V′′(0)
]
[1].V ′′ =
[
V′,V′′(0)
]
[1].V ′ ∗
(
θ0,1 − θ0,1 ∗ θ0,1 ∗ θ0,1
6
)
[
V′,V′′(0)
]
[1].V ′ =
[
V′,V′′(0)
]
[1].V ′ − 0.5 ∗ θ0,1 ∗ θ0,1
[
V′,V′′(0)
]
[2].V ′ =
[
V(0)
]
[2] (5.95)
θ0,2 =
[
θ(0)
]
[2][
V′,V′′(0)
]
[2].V ′′ =
[
V′,V′′(0)
]
[2].V ′ ∗
(
θ0,2 − θ0,2 ∗ θ0,2 ∗ θ0,2
6
)
[
V′,V′′(0)
]
[2].V ′ =
[
V′,V′′(0)
]
[2].V ′ − 0.5 ∗ θ0,2 ∗ θ0,2
...
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[
V′,V′′(0)
]
[N lines].V ′ =
[
V(0)
]
[N lines] (5.96)
θ0,Nlines =
[
θ(0)
]
[N lines][
V′,V′′(0)
]
[N lines].V ′′ =
[
V′,V′′(0)
]
[N lines].V ′
∗
(
θ0,Nlines −
θ0,Nlines ∗ θ0,Nlines ∗ θ0,Nlines
6
)
[
V′,V′′(0)
]
[N lines].V ′ =
[
V′,V′′(0)
]
[N lines].V ′
− 0.5 ∗ θ0,Nlines ∗ θ0,Nlines
5. Leave
[
V′,V′′(0)
]
in GPGPU memory for the initial current calculations.
6. Free
[
V(0)
]
.
7. Free
[
θ(0)
]
.
8. The individual θ variables should be thread-local register variables that are freed
when their threads complete.
Calculating the Initial Bus Currents
The initial bus current vectors, before they are corrected for the individual contingen-
cies, are all identical, calculated from:
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[
I
′(0)
1/2
]
=
[
Gbus
]
·
[
V
′(0)
0
]
−
[
Bbus
]
·
[
V
′′(0)
0
]
(5.97)[
I
′′(0)
1/2
]
=
[
Gbus
]
·
[
V
′′(0)
0
]
+
[
Bbus
]
·
[
V
′(0)
0
]
(5.98)
It is not until the first set of current corrections that the vectors for the different contin-
gencies n begin to diverge.[
I′(0)
]
and
[
I′′(0)
]
are stored as a single vector of CUDA aligned type float2:[
I′, I′′(0)
]
.
The end goal of this routine is the to have the vectors
[
V′,V′′(0)
]
,
[
I′, I′′(0)
]
,[
Gline
]
and
[
Bline
]
in GPGPU memory for use in computing the current corrections.
However, if not all data needed for this routine will fit in GPGPU memory as it is
needed, priority should be given to keeping the sparse matrices
[
Gbus
]
and
[
Bbus
]
in GPGPU memory while swapping out sections of blocks of dense vectors, since it is the
sparse matrices that provide data needed by all (N-1) contingencies.
Calculating the Initial Bus Currents, Procedure
1. The vector
[
V′,V′′(0)
]
is already on the GPGPU.
2. Allocate the float2 vector
[
I′, I′′(0)
]
to fast memory on the GPGPU.
3. Choose a sparse-matrix-dense-vector-multiplication routine based on the properties
of
[
Gbus
]
.
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4. Allocate and load
[
Gbus
]
to the GPGPU according to the sparse-matrix-dense-
vector-multiplication routine chosen.
5. Using the sparse-matrix-dense-vector-multiplication routine chosen, compute:
[
I′, I′′(0)
]
.I ′ =
[
Gbus
]
·
[
V′,V′′(0)
]
.V ′[
I′, I′′(0)
]
.I ′′ =
[
Gbus
]
·
[
V′,V′′(0)
]
.V ′′
(5.99)
6. Allocate an Nlines × 1 vector
[
Gline
]
.
7. Using Nlines threads, for each single contingency n in which the line from bus ` to
bus m is out of service, store:
[
Gline
]
[n] =
[
Gbus
]
[l,m] (5.100)
8. Write out
[
Gline
]
to computer system main memory and storage for future use,
but also retain it in GPGPU memory.
9. Free
[
Gbus
]
.
10. Choose a sparse-matrix-dense-vector-multiplication routine based on the properties
of
[
Bbus
]
.
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11. Allocate and load
[
Bbus
]
to the GPGPU according to the sparse-matrix-dense-
vector-multiplication routine chosen.
12. Using the sparse-matrix-dense-vector-multiplication routine chosen, compute:
[
I′, I′′(0)
]
.I ′ =
[
I′, I′′(0)
]
.I ′ −
[
Bbus
]
·
[
V′,V′′(0)
]
.V ′′[
I′, I′′(0)
]
.I ′′ =
[
I′, I′′(0)
]
.I ′′ +
[
Bbus
]
·
[
V′,V′′(0)
]
.V ′
(5.101)
13. Allocate an Nlines × 1 vector
[
Bline
]
.
14. Using Nlines threads, for each single contingency n in which the line from bus ` to
bus m is out of service, store:
[
Bline
]
[n] =
[
Bbus
]
[l,m] (5.102)
15. Write out
[
Bline
]
to computer system main memory and storage for future use,
but also retain it in GPGPU memory.
16. Free
[
Bbus
]
.
17. Retain
[
V′,V′′(0)
]
in GPGPU memory for the current corrections.
18. Retain
[
I′, I′′(0)
]
in GPGPU memory for the current corrections.
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19. Retain
[
Gline
]
and
[
Bline
]
in GPGPU memory for the current corrections.
Calculating the Initial Bus Current Corrections
The current adjustments to remove a line are as follows:
I
′(n)
adjust,1/2 =
[
Gline
]
[n] ·
([
V
′(n)
0
]
[`]−
[
V
′(n)
0
]
[m]
)
(5.103)
−
[
Bline
]
[n] ·
([
V
′′(n)
0
]
[`]−
[
V
′′(n)
0
]
[m]
)
[
I
′(n)
1/2
]
[`] =
[
I
′(n)
1/2
]
[`] + I
′(n)
adjust,1/2 (5.104)[
I
′(n)
1/2
]
[m] =
[
I
′(n)
1/2
]
[m]− I′(n)adjust,1/2
I
′′(n)
adjust,1/2 =
[
Gline
]
[n] ·
([
V
′′(n)
0
]
[`]−
[
V
′′(n)
0
]
[m]
)
(5.105)
+
[
Bline
]
[n] ·
([
V
′(n)
0
]
[`]−
[
V
′(n)
0
]
[m]
)
[
I
′′(n)
1/2
]
[`] =
[
I
′′(n)
1/2
]
[`] + I
′′(n)
adjust,1/2 (5.106)[
I
′′(n)
1/2
]
[m] =
[
I
′′(n)
1/2
]
[m]− I′′(n)adjust,1/2
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The end goal of this routine is the to have the vector
[
V′,V′′(0)
]
and the set of
vectors
[
I′, I′′(1) I′, I′′(2) · · · I′, I′′(Nlines)
]
in GPGPU memory for use in computing
the ∆P equation.
Calculating the Initial Bus Current Corrections, Procedure
1. The vector
[
V′,V′′(0)
]
is already in GPGPU memory.
2. The vector
[
I′, I′′(0)
]
is already in GPGPU memory.
3. The vectors
[
Gline
]
and
[
Bline
]
are already in GPGPU memory.
4. Allocate an Nlines × 1 vector of CUDA aligned type float2,
[
I′adj, I
′′
adj
]
.
5. Using Nlines threads, for each single contingency n in which the line from bus ` to
bus m is out of service, simultaneously compute:
[
I′adj, I
′′
adj
]
[n].I ′adj =
[
Gline
]
[n]
·
([
V′,V′′(0)
]
[`].V ′ −
[
V′,V′′(0)
]
[m].V ′
)
[
I′adj, I
′′
adj
]
[n].I ′′adj =
[
Gline
]
[n]
·
([
V′,V′′(0)
]
[`].V ′′ −
[
V′,V′′(0)
]
[m].V ′′
)
(5.107)
for all n:
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[
I′adj, I
′′
adj
]
[1].I ′adj =
[
Gline
]
[1]
·
([
V′,V′′(0)
]
[`1].V
′ −
[
V′,V′′(0)
]
[m1].V
′
)
[
I′adj, I
′′
adj
]
[1].I ′′adj =
[
Gline
]
[1]
·
([
V′,V′′(0)
]
[`1].V
′′ −
[
V′,V′′(0)
]
[m1].V
′′
)
(5.108)
[
I′adj, I
′′
adj
]
[2].I ′adj =
[
Gline
]
[2]
·
([
V′,V′′(0)
]
[`2].V
′ −
[
V′,V′′(0)
]
[m2].V
′
)
[
I′adj, I
′′
adj
]
[2].I ′′adj =
[
Gline
]
[2]
·
([
V′,V′′(0)
]
[`2].V
′′ −
[
V′,V′′(0)
]
[m2].V
′′
)
...
(5.109)
6. Using Nlines threads simultaneously compute:
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[
I′adj, I
′′
adj
]
[n].I ′adj =
[
I′adj, I
′′
adj
]
[n].I ′adj −
[
Bline
]
[n]
·
([
V′,V′′(0)
]
[`].V ′′ −
[
V′,V′′(0)
]
[m].V ′′
)
[
I′adj, I
′′
adj
]
[n].I ′′adj =
[
I′adj, I
′′
adj
]
[n].I ′′adj +
[
Bline
]
[n]
·
([
V′,V′′(0)
]
[`].V ′ −
[
V′,V′′(0)
]
[m].V ′
)
(5.110)
for all n:
[
I′adj, I
′′
adj
]
[1].I ′adj =
[
I′adj, I
′′
adj
]
[1].I ′adj −
[
Bline
]
[1]
·
([
V′,V′′(0)
]
[`1].V
′′ −
[
V′,V′′(0)
]
[m1].V
′′
)
[
I′adj, I
′′
adj
]
[1].I ′′adj =
[
I′adj, I
′′
adj
]
[1].I ′′adj +
[
Bline
]
[1]
·
([
V′,V′′(0)
]
[`1].V
′ −
[
V′,V′′(0)
]
[m1].V
′
)
(5.111)
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[
I′adj, I
′′
adj
]
[2].I ′adj =
[
I′adj, I
′′
adj
]
[2].I ′adj −
[
Bline
]
[2]
·
([
V′,V′′(0)
]
[`2].V
′′ −
[
V′,V′′(0)
]
[m2].V
′′
)
[
I′adj, I
′′
adj
]
[2].I ′′adj =
[
I′adj, I
′′
adj
]
[2].I ′′adj +
[
Bline
]
[2]
·
([
V′,V′′(0)
]
[`2].V
′ −
[
V′,V′′(0)
]
[m2].V
′
)
...
(5.112)
7. Free
[
Bline
]
.
8. Allocate the set of float2 vectors
[
I′, I′′(1) I′, I′′(2) · · · I′, I′′(Nlines)
]
. The
total block is Nbuses ×Nlines.
9. Use the CUDA broadcast functionality to initialize
[
I′, I′′(n)
]
=
[
I′, I′′(0)
]
(5.113)
for all n:
[
I′, I′′(1) I′, I′′(2) · · · I′, I′′(Nlines)
]
=
[
I′, I′′(0)
]
(5.114)
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10. Free
[
I′, I′′(0)
]
.
11. Using Nlines threads, compute
[
I′, I′′(n)
]
[`].I ′ =
[
I′, I′′(n)
]
[`].I ′ +
[
I′adj, I
′′
adj
]
[n].I ′adj (5.115)[
I′, I′′(n)
]
[`].I ′′ =
[
I′, I′′(n)
]
[`].I ′′ +
[
I′adj, I
′′
adj
]
[n].I ′′adj[
I′, I′′(n)
]
[m].I ′ =
[
I′, I′′(n)
]
[m].I ′ −
[
I′adj, I
′′
adj
]
[n].I ′adj[
I′, I′′(n)
]
[m].I ′′ =
[
I′, I′′(n)
]
[m].I ′′ −
[
I′adj, I
′′
adj
]
[n].I ′′adj
for all n:
[
I′, I′′(1)
]
[`1].I
′ =
[
I′, I′′(1)
]
[`1].I
′ +
[
I′adj, I
′′
adj
]
[1].I ′adj (5.116)[
I′, I′′(1)
]
[`1].I
′′ =
[
I′, I′′(1)
]
[`1].I
′′ +
[
I′adj, I
′′
adj
]
[1].I ′′adj[
I′, I′′(1)
]
[m1].I
′ =
[
I′, I′′(1)
]
[m1].I
′ −
[
I′adj, I
′′
adj
]
[1].I ′adj[
I′, I′′(1)
]
[m1].I
′′ =
[
I′, I′′(1)
]
[m1].I
′′ −
[
I′adj, I
′′
adj
]
[1].I ′′adj
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[
I′, I′′(2)
]
[`2].I
′ =
[
I′, I′′(2)
]
[`2].I
′ +
[
I′adj, I
′′
adj
]
[1].I ′adj (5.117)[
I′, I′′(2)
]
[`2].I
′′ =
[
I′, I′′(2)
]
[`2].I
′′ +
[
I′adj, I
′′
adj
]
[1].I ′′adj[
I′, I′′(2)
]
[m2].I
′ =
[
I′, I′′(2)
]
[m2].I
′ −
[
I′adj, I
′′
adj
]
[1].I ′adj[
I′, I′′(2)
]
[m2].I
′′ =
[
I′, I′′(2)
]
[m2].I
′′ −
[
I′adj, I
′′
adj
]
[1].I ′′adj
...
(5.118)
12. Free
[
I′adj, I
′′
adj
]
.
13. Retain
[
I′, I′′(1) I′, I′′(2) · · · I′, I′′(Nlines)
]
in GPGPU memory for use in com-
puting the ∆P equation.
14. Retain
[
V′,V′′(0)
]
in GPGPU memory for use in computing the ∆P equation.
The ∆P Equation, First Iteration
The equations to calculate
[
∆P
(n)
1
V
(n)
1
]
are as follows:
[
P
(n)
1
]
=
[
V
′(n)
0
]
∗ .
[
I
′(n)
1/2
]
+
[
V
′′(n)
0
]
∗ .
[
I
′′(n)
1/2
]
(5.119)
[
∆P
(n)
1
]
=
[
Psched
]
−
[
P
(n)
1
]
(5.120)
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∆P
(n)
max,1 = max
([
∆P
(n)
1
])
(5.121)
[
∆P
(n)
1
V
(n)
1
]
=
[
∆P
(n)
1
]
/.
[
V
(n)
0
]
(5.122)
Where the calculation for this iteration differs from the later iterations is that the bus
voltages have not changed from the solution of the base (N-0) case:
[
V′,V′′(1)0 V
′,V′′(2)0 · · · V′,V′′(Nlines)0
]
=
[
V′,V′′(0)
]
(5.123)
The end goals of this routine are:
1. The vector
[
∆Pmax,1
]
written out to computer system main memory to use to
test for convergence.
2. A complete set of vectors
[
∆P(1) ∆P(2) · · ·
]
(5.124)
that have been normalized to
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[
∆P(1)
V(n)
∆P(2)
V(n)
· · ·
]
(5.125)
in GPGPU memory for use in calculating the θ equation.
The ∆P Equation, First Iteration, Procedure
1.
[
I′, I′′(1) I′, I′′(2) · · · I′, I′′(Nlines)
]
is still in GPGPU memory.
2.
[
V′,V′′(0)
]
is still in GPGPU memory.
3. UseNlines threads and the CUDA broadcast functionality to compute simultaneously
:
[
I′, I′′(1) I′, I′′(2) · · ·
]
=
[
I′, I′′(1) I′, I′′(2) · · ·
]
∗ .
[
V′,V′′(0)
]
(5.126)
which can also be written:
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[
I′, I′′(1)
]
.I ′ =
[
I′, I′′(1)
]
.I ′ ∗ .
[
V′,V′′(0)
]
.V ′[
I′, I′′(1)
]
.I ′′ =
[
I′, I′′(1)
]
.I ′′ ∗ .
[
V′,V′′(0)
]
.V ′′[
I′, I′′(2)
]
.I ′ =
[
I′, I′′(2)
]
.I ′ ∗ .
[
V′,V′′(0)
]
.V ′[
I′, I′′(2)
]
.I ′′ =
[
I′, I′′(2)
]
.I ′′ ∗ .
[
V′,V′′(0)
]
.V ′′
...
(5.127)
4. Free
[
V′,V′′(0)
]
.
5. Allocate and load the Nbuses × 1 scalar vector
[
Psched
]
.
6. Allocate
[
∆P(1) ∆P(2) · · · ∆P(Nlines)
]
. The entire block is Nbuses×Nlines.
7. Use Nlines threads and the CUDA broadcast functionality to initialize
[
∆P(n)
]
=
[
Psched
]
(5.128)
for all n:
[
∆P(1) ∆P(2) · · · ∆P(Nlines)
]
=
[
Psched
]
(5.129)
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8. Free
[
Psched
]
.
9. Use Nlines threads to compute simultaneously
[
∆P(n)
]
=
[
∆P(n)
]
−
[
I′, I′′(n)
]
.I ′ (5.130)[
∆P(n)
]
=
[
∆P(n)
]
−
[
I′, I′′(n)
]
.I ′′
for all n:
[
∆P(1)
]
=
[
∆P(1)
]
−
[
I′, I′′(1)
]
.I ′ (5.131)[
∆P(1)
]
=
[
∆P(1)
]
−
[
I′, I′′(1)
]
.I ′′
[
∆P(2)
]
=
[
∆P(2)
]
−
[
I′, I′′(2)
]
.I ′ (5.132)[
∆P(2)
]
=
[
∆P(2)
]
−
[
I′, I′′(2)
]
.I ′′
...
10. Free
[
I′, I′′(1) I′, I′′(2) · · · I′, I′′(Nlines)
]
.
11. Allocate the Nlines × 1 scalar vector
[
∆Pmax,1
]
.
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12. Use Nlines threads to compute simultaneously
∆Pmax,1[n] = max
([
∆P(n)
])
(5.133)
for all n:
∆Pmax,1[1] = max
([
∆P(1)
])
(5.134)
∆Pmax,1[2] = max
([
∆P(2)
])
...
13. Write out
[
∆Pmax,1
]
to the computer system main memory and storage to use to
test for convergence.
14. Free
[
∆Pmax,1
]
.
15. Allocate and load the vector
[
V(0)
]
to texture memory on the GPGPU.
16. Use Nlines threads and the CUDA broadcast functionality to compute simultane-
ously:
[
∆P(n)
]
=
[
∆P(n)
]
/.
[
V(0)
]
(5.135)
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for all n:
[
∆P(1) ∆P(2) · · ·
]
=
[
∆P(1) ∆P(2) · · ·
]
/.
[
V(0)
]
(5.136)
17. Free
[
V(0)
]
.
18. Retain
[
∆P(1) ∆P(2) · · ·
]
in GPGPU memory for use in calculating the θ
equation.
The θ Equation, First Iteration, Full ∆θ
The updated of bus voltage angles
[
θ
(n)
1
]
are computed from:
[
∆θ
(n)
temp,1
]
=
[
B′
]−1
·
[
∆P
(n)
1
V
(n)
1
]
(5.137)[
∆θ
(n)
1
]
=
[
∆θ
(n)
temp,1
]
− c(n)B′
[
x
(n)
B′
]
·
([
∆θ
(n)
temp,1
]
[`]−
[
∆θ
(n)
temp,1
]
[m]
)
[
θ
(n)
1
]
=
[
θ
(n)
0
]
+
[
∆θ
(n)
1
]
(5.138)
Where the calculation for this iteration differs from the later iterations is that the bus
voltages have not changed from the solution of the base (N-0) case:
5.3. FPDF (N-1) Contingencies Algorithm 159
[
θ
(1)
1 θ
(2)
1 · · · θ(Nlines)
]
=
[
θ(0)
]
(5.139)
The end goal of this routine is a complete set of vectors
[
θ
(1)
1 θ
(2)
1 · · · θ(Nlines)1
]
(5.140)
in GPGPU memory for use in calculating the updated bus voltages and written out to
computer system memory and storage for use in the next iteration.
However, if not all data needed for this routine will fit in GPGPU memory as it is
needed, priority should be given to keeping the sparse matrix
[
B′(0)
]−1
in GPGPU mem-
ory while swapping out sections of blocks of dense vectors, since it is the sparse matrix
that provides data needed by all (N-1) contingencies.
The θ Equation, First Iteration, Procedure, Full ∆θ
1.
[
∆P(1) ∆P(2) · · ·
]
is still in GPGPU memory.
2. Choose a sparse-matrix-dense-block-multiplication routine based on the properties
of
[
B′(0)
]−1
.
3. Allocate and load
[
B′(0)
]−1
according to the sparse-matrix-dense-block-multi-
plication routine chosen.
4. Allocate
[
θ
(1)
1 θ
(2)
1 · · · θ(Nlines)1
]
. The total block is Nbuses ×Nlines.
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5. Using the sparse-matrix-dense-block-multiplication routine chosen, compute:
[
θ
(1)
1 θ
(2)
1 · · · θ(Nlines)1
]
=
[
B′(0)
]−1
(5.141)
·
[
∆P(1) ∆P(2) · · · ∆P(Nlines)
]
6. Free
[
B′(0)
]−1
.
7. Rename
[
∆P(1) ∆P(2) · · ·
]
to
[
cx
(1)
B′ cx
(2)
B′ · · · cx(Nlines)B′
]
and load[
cx
(1)
B′ cx
(2)
B′ · · · cx(Nlines)B′
]
to that location on the GPGPU. The total block is
Nbuses ×Nlines.
8. Using Nlines threads, compute simultaneously:
[
θ
(n)
1
]
=
[
θ
(n)
1
]
−
[
cx
(n)
B′
]
·
([
θ
(n)
1
]
[`]−
[
θ
(n)
1
]
[m]
)
(5.142)
for all n:
[
θ
(1)
1
]
=
[
θ
(1)
1
]
−
[
cx
(1)
B′
]
·
([
θ
(1)
1
]
[`]−
[
θ
(1)
1
]
[m]
)
(5.143)[
θ
(2)
1
]
=
[
θ
(2)
1
]
−
[
cx
(2)
B′
]
·
([
θ
(2)
1
]
[`]−
[
θ
(2)
1
]
[m]
)
...
5.3. FPDF (N-1) Contingencies Algorithm 161
9. Free
[
cx
(1)
B′ cx
(2)
B′ · · · cx(Nlines)B′
]
.
10. Allocate and load the Nbuses × 1 scalar vector
[
θ(0)
]
.
11. UsingNlines threads and the CUDA broadcast functionality, compute simultaneously
[
θ
(n)
1
]
=
[
θ
(n)
1
]
+
[
θ(0)
]
(5.144)
for all n:
[
θ
(1)
1 θ
(2)
1 · · · θ(Nlines)1
]
=
[
θ
(1)
1 θ
(2)
1 · · · θ(Nlines)1
]
+
[
θ(0)
]
(5.145)
12. Free
[
θ(0)
]
.
13. Write out
[
θ
(1)
1 θ
(2)
1 · · · θ(Nlines)1
]
(5.146)
to computer system main memory for use in the next iteration, and retain it in
GPGPU memory for use in calculating the updated bus voltages.
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The θ Equation, First Iteration, Stott and Alsac Approximation
The updated of bus voltage angles
[
θ
(n)
1
]
are computed from:
[
∆θ
(n)
1
]
=
[
∆θ(0)
]
− c(n)B′
[
x
(n)
B′
]
(5.147)
·
([
∆θ(0)
]
[`]−
[
∆θ(0)
]
[m]
)
where the above has been pre-computed, and
[
θ
(n)
1
]
=
[
θ
(n)
0
]
+
[
∆θ
(n)
1
]
(5.148)
Where the calculation for this iteration differs from the later iterations is that the bus
voltages have not changed from the solution of the base (N-0) case:
[
θ
(1)
1 θ
(2)
1 · · · θ(Nlines)
]
=
[
θ(0)
]
(5.149)
The end goal of this routine is a complete set of vectors
[
θ
(1)
1 θ
(2)
1 · · · θ(Nlines)1
]
(5.150)
in GPGPU memory for use in calculating the updated bus voltages and written out to
computer system memory and storage for use in the next iteration.
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The θ Equation, First Iteration, Procedure, Stott and Alsac Approximation
1.
[
∆P(1) ∆P(2) · · ·
]
is still in GPGPU memory.
2. Rename
[
∆P(1) ∆P(2) · · ·
]
to
[
θ
(1)
1 θ
(2)
1 · · · θ(Nlines)1
]
(5.151)
and load the set of Nlines pre-computed Nbuses × 1 vectors
[
∆θ(1) ∆θ(2) · · · ∆θ(Nlines)
]
(5.152)
to that location. The total block is Nbuses ×Nlines.
3. Allocate and load the Nbuses × 1 scalar vector
[
θ(0)
]
.
4. UsingNlines threads and the CUDA broadcast functionality, compute simultaneously
[
θ
(n)
1
]
=
[
θ
(n)
1
]
+
[
θ(0)
]
(5.153)
for all n:
[
θ
(1)
1 θ
(2)
1 · · · θ(Nlines)1
]
=
[
θ
(1)
1 θ
(2)
1 · · · θ(Nlines)1
]
+
[
θ(0)
]
(5.154)
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5. Free
[
θ(0)
]
.
6. Write out
[
θ
(1)
1 θ
(2)
1 · · · θ(Nlines)1
]
(5.155)
to computer system main memory for use in the next iteration, and retain it in
GPGPU memory for use in calculating the updated bus voltages.
Updating the Bus Voltages, First Iteration.
While there is now a distinct vector
[
θ
(n)
1
]
for each contingency n, the bus voltage
magnitudes have not yet been updated from the (N-0) base case, so that,
[
V
(1)
0 V
(2)
0 · · · V(Nlines)0
]
=
[
V(0)
]
(5.156)
The end goal of this routine is the set of vectors
[
V′,V′′(1) V′,V′′(2) V′,V′′(3) · · ·
]
(5.157)
in GPGPU memory for the current update calculations.
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Updating the Bus Voltages, First Iteration, Procedure.
1.
[
θ
(1)
1 θ
(2)
1 · · · θ(Nlines)1
]
is already in GPGPU memory.
2. Allocate and load the Nbuses × 1 scalar vector
[
V(0)
]
.
3. Allocate the set of float2 vectors
[
V′,V′′(1) V′,V′′(2) V′,V′′(3) · · ·
]
(5.158)
to fast memory on the GPGPU.
4. Use Nlines threads and the CUDA broadcast functionality to initialize
[
V′,V′′(n)
]
.V ′ =
[
V(0)
]
(5.159)
for all n:
[
V′,V′′(1)
]
.V ′ =
[
V(0)
]
(5.160)[
V′,V′′(2)
]
.V ′ =
[
V(0)
]
...
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5. Free
[
V(0)
]
.
6. Using one thread per
[
V′,V′′(n)
]
vector, compute iteratively for each `:
θ
(`,1)
1 =
[
θ
(1)
1
]
[`] (5.161)[
V′,V′′(1)
]
[`].V ′′ =
[
V′,V′′(1)
]
[`].V ′ ∗
(
θ
(`,1)
1 −
θ
(`,1)
1 ∗ θ(`,1)1 ∗ θ(`,1)1
6
)
[
V′,V′′(1)
]
[`].V ′ =
[
V′,V′′(1)
]
[`].V ′ − 0.5 ∗ θ(`,1)1 ∗ θ(`,1)1
simultaneously with:
θ
(`,2)
1 =
[
θ
(2)
1
]
[`] (5.162)[
V′,V′′(2)
]
[`].V ′′ =
[
V′,V′′(2)
]
[`].V ′ ∗
(
θ
(`,2)
1 −
θ
(`,2)
1 ∗ θ(`,2)1 ∗ θ(`,2)1
6
)
[
V′,V′′(2)
]
[`].V ′ =
[
V′,V′′(2)
]
[`].V ′ − 0.5 ∗ θ(`,2)1 ∗ θ(`,2)1
...
7. Free
[
θ
(1)
1 θ
(2)
1 · · · θ(Nlines)1
]
8. Retain
[
V′,V′′(1) V′,V′′(2) V′,V′′(3) · · ·
]
in GPGPU memory for the cur-
rent update calculations.
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5.3.3 The Q− V Iteration
The procedure is mainly the same for the Q − V both during the first iteration and
subsequent iterations. However, the initial bus voltages magnitudes for each of the set
of (N-1) contingencies are equal to the bus voltage magnitudes for the (N-0) base case
during the first iteration, but they are distinct for each contingency for later iterations. As
a result, the later iterations are slightly more data-intensive than the first iteration. This
section details the routines for the later iterations, with the steps that are different for the
first iteration identified and detailed.
Calculating the Bus Currents
The set of float2 vectors
[
V′,V′′(1)i V
′,V′′(2)i · · ·
]
(5.163)
is already in GPGPU memory from the completion of the P − θ iteration.
The end goal of this routine is a complete set of float2 vectors
[
I′, I′′(1) I′, I′′(2) · · · I′, I′′(Nlines)
]
(5.164)
and a complete set of float2 vectors
[
V′,V′′(1) V′,V′′(2) · · · V′,V′′(Nlines)
]
(5.165)
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in GPGPU memory for use in computing the ∆Q equation.
The procedure is that detailed in Section 5.1.3.
Calculating the Bus Currents, Procedure
1. The set of float2 vectors
[
V′,V′′(1)i V
′,V′′(2)i · · ·
]
are already in GPGPU
memory from the completion of the P − θ iteration.
2. Choose a sparse-matrix-dense-block-multiplication routine based on the properties
of
[
Gbus
]
and
[
Bbus
]
3. Allocate and load
[
Gbus
]
to the GPGPU according to the sparse-matrix-dense-
block-multiplication routine chosen.
4. Allocate the set of float2 vectors
[
I′, I′′(1) I′, I′′(2) · · ·
]
to fast memory on
the GPGPU. The total block is Nbuses ×Nlines.
5. Using the sparse-matrix-dense-block-multiplication routine chosen, simultaneously
compute:
[
I′, I′′(1) I′, I′′(2) · · ·
]
=
[
Gbus
]
(5.166)
·
[
V′,V′′(1) V′,V′′(2) · · ·
]
(5.167)
which can also be written as
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[
I′, I′′(1)
]
.I ′ =
[
Gbus
]
·
[
V′,V′′(1)
]
.V ′[
I′, I′′(1)
]
.I ′′ =
[
Gbus
]
·
[
V′,V′′(1)
]
.V ′′[
I′, I′′(2)
]
.I ′ =
[
Gbus
]
·
[
V′,V′′(2)
]
.V ′[
I′, I′′(2)
]
.I ′′ =
[
Gbus
]
·
[
V′,V′′(2)
]
.V ′′
...
(5.168)
6. Free
[
Gbus
]
.
7. Allocate and load
[
Bbus
]
to the GPGPU according to the sparse-matrix-dense-
block-multiplication routine chosen.
8. Allocate and load the Nlines × 1 vector
[
Gline
]
.
9. Allocate and load the Nlines × 1 vector
[
Bline
]
.
10. Using the sparse-matrix-dense-block-multiplication routine chosen, simultaneously
compute:
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[
I′, I′′(1)
]
.I ′ =
[
I′, I′′(1)
]
.I ′ −
[
Bbus
]
·
[
V′,V′′(1)
]
.V ′′[
I′, I′′(1)
]
.I ′′ =
[
I′, I′′(1)
]
.I ′′ +
[
Bbus
]
·
[
V′,V′′(1)
]
.V ′[
I′, I′′(2)
]
.I ′ =
[
I′, I′′(2)
]
.I ′ −
[
Bbus
]
·
[
V′,V′′(2)
]
.V ′′[
I′, I′′(2)
]
.I ′′ =
[
I′, I′′(2)
]
.I ′′ +
[
Bbus
]
·
[
V′,V′′(2)
]
.V ′
...
(5.169)
11. Free
[
Bbus
]
.
12. Allocate an Nlines × 1 vector of CUDA aligned type float2,
[
I′adj, I
′′
adj
]
.
13. Using Nlines threads, for each single contingency n in which the line from bus ` to
bus m is out of service, simultaneously compute:
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[
I′adj, I
′′
adj
]
[n].I ′adj =
[
Gline
]
[n]
·
([
V′,V′′(n)
]
[`].V ′ −
[
V′,V′′(n)
]
[m].V ′
)
[
I′adj, I
′′
adj
]
[n].I ′′adj =
[
Gline
]
[n]
·
([
V′,V′′(n)
]
[`].V ′′ −
[
V′,V′′(n)
]
[m].V ′′
)
[
I′adj, I
′′
adj
]
[n].I ′adj =
[
I′adj, I
′′
adj
]
[n].I ′adj −
[
Bline
]
[n]
·
([
V′,V′′(n)
]
[`].V ′′ −
[
V′,V′′(n)
]
[m].V ′′
)
[
I′adj, I
′′
adj
]
[n].I ′′adj =
[
I′adj, I
′′
adj
]
[n].I ′′adj +
[
Bline
]
[n]
·
([
V′,V′′(n)
]
[`].V ′ −
[
V′,V′′(n)
]
[m].V ′
)
(5.170)
for all n:
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[
I′adj, I
′′
adj
]
[1].I ′adj =
[
Gline
]
[1]
·
([
V′,V′′(1)
]
[`1].V
′ −
[
V′,V′′(1)
]
[m1].V
′
)
[
I′adj, I
′′
adj
]
[1].I ′′adj =
[
Gline
]
[1]
·
([
V′,V′′(1)
]
[`1].V
′′ −
[
V′,V′′(1)
]
[m1].V
′′
)
[
I′adj, I
′′
adj
]
[1].I ′adj =
[
I′adj, I
′′
adj
]
[1].I ′adj −
[
Bline
]
[1]
·
([
V′,V′′(1)
]
[`1].V
′′ −
[
V′,V′′(1)
]
[m1].V
′′
)
[
I′adj, I
′′
adj
]
[1].I ′′adj =
[
I′adj, I
′′
adj
]
[1].I ′′adj +
[
Bline
]
[1]
·
([
V′,V′′(1)
]
[`1].V
′ −
[
V′,V′′(1)
]
[m1].V
′
)
(5.171)
5.3. FPDF (N-1) Contingencies Algorithm 173
[
I′adj, I
′′
adj
]
[2].I ′adj =
[
Gline
]
[2]
·
([
V′,V′′(2)
]
[`2].V
′ −
[
V′,V′′(2)
]
[m2].V
′
)
[
I′adj, I
′′
adj
]
[2].I ′′adj =
[
Gline
]
[2]
·
([
V′,V′′(2)
]
[`2].V
′′ −
[
V′,V′′(2)
]
[m2].V
′′
)
[
I′adj, I
′′
adj
]
[2].I ′adj =
[
I′adj, I
′′
adj
]
[2].I ′adj −
[
Bline
]
[2]
·
([
V′,V′′(2)
]
[`2].V
′′ −
[
V′,V′′(2)
]
[m2].V
′′
)
[
I′adj, I
′′
adj
]
[2].I ′′adj =
[
I′adj, I
′′
adj
]
[2].I ′′adj +
[
Bline
]
[2]
·
([
V′,V′′(2)
]
[`2].V
′ −
[
V′,V′′(2)
]
[m2].V
′
)
...
(5.172)
14. Free
[
Gline
]
.
15. Free
[
Bline
]
.
16. Using Nlines threads, simultaneously compute
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[
I′, I′′(n)
]
[`].I ′ =
[
I′, I′′(n)
]
[`].I ′ +
[
I′adj, I
′′
adj
]
[n].I ′adj (5.173)[
I′, I′′(n)
]
[`].I ′′ =
[
I′, I′′(n)
]
[`].I ′′ +
[
I′adj, I
′′
adj
]
[n].I ′′adj[
I′, I′′(n)
]
[m].I ′ =
[
I′, I′′(n)
]
[m].I ′ −
[
I′adj, I
′′
adj
]
[n].I ′adj[
I′, I′′(n)
]
[m].I ′′ =
[
I′, I′′(n)
]
[m].I ′′ −
[
I′adj, I
′′
adj
]
[n].I ′′adj
for all n:
[
I′, I′′(1)
]
[`1].I
′ =
[
I′, I′′(1)
]
[`1].I
′ +
[
I′adj, I
′′
adj
]
[1].I ′adj (5.174)[
I′, I′′(1)
]
[`1].I
′′ =
[
I′, I′′(1)
]
[`1].I
′′ +
[
I′adj, I
′′
adj
]
[1].I ′′adj[
I′, I′′(1)
]
[m1].I
′ =
[
I′, I′′(1)
]
[m1].I
′ −
[
I′adj, I
′′
adj
]
[1].I ′adj[
I′, I′′(1)
]
[m1].I
′′ =
[
I′, I′′(1)
]
[m1].I
′′ −
[
I′adj, I
′′
adj
]
[1].I ′′adj
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[
I′, I′′(2)
]
[`2].I
′ =
[
I′, I′′(2)
]
[`2].I
′ +
[
I′adj, I
′′
adj
]
[2].I ′adj (5.175)[
I′, I′′(2)
]
[`2].I
′′ =
[
I′, I′′(2)
]
[`2].I
′′ +
[
I′adj, I
′′
adj
]
[2].I ′′adj[
I′, I′′(2)
]
[m2].I
′ =
[
I′, I′′(2)
]
[m2].I
′ −
[
I′adj, I
′′
adj
]
[2].I ′adj[
I′, I′′(2)
]
[m2].I
′′ =
[
I′, I′′(2)
]
[m2].I
′′ −
[
I′adj, I
′′
adj
]
[2].I ′′adj
...
(5.176)
17. Free
[
I′adj, I
′′
adj
]
.
18. Retain
[
I′, I′′(1) I′, I′′(2) · · · I′, I′′(Nlines)
]
in GPGPU memory for use in com-
puting the ∆Q equation.
19. Retain
[
V′,V′′(1) V′,V′′(2) · · · V′,V′′(Nlines)
]
in GPGPU memory for use in
computing the ∆Q equation.
The ∆Q Equation
The calculations for the ∆Q equation are as follows:
[
Q
(n)
1
]
=
[
V
′′(n)
1/2
]
∗ .
[
I
′(n)
1
]
−
[
V
′(n)
1/2
]
∗ .
[
I
′′(n)
1
]
(5.177)
5.3. FPDF (N-1) Contingencies Algorithm 176
[
∆Q
(n)
1
]
=
[
Qsched
]
−
[
Q
(n)
1
]
(5.178)
∆Q
(n)
max,1 = max
([
∆Q
(n)
1
])
(5.179)
[
∆Q
(n)
1
V
(n)
1
]
=
[
∆Q
(n)
1
]
/.
[
V
(n)
1/2
]
(5.180)
Where the calculation for later iterations differs from the first iteration is that the bus
voltage magnitudes are distinct for the various (N-1) contingencies.
The end goals of this routine are:
1. The vector
[
∆Qmax,i
]
written out to computer system main memory to use to test
for convergence.
2. A complete set of vectors
[
∆Q(1) ∆Q(2) · · ·
]
(5.181)
in GPGPU memory for use in calculating the V equation.
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The ∆Q Equation, Procedure
1.
[
I′, I′′(1) I′, I′′(2) · · · I′, I′′(Nlines)
]
is still in GPGPU memory.
2.
[
V′,V′′(1) V′,V′′(2) · · · V′,V′′(Nlines)
]
is still in GPGPU memory.
3. Use Nlines threads to compute simultaneously :
[
I′, I′′(1) I′, I′′(2) · · ·
]
=
[
I′, I′′(1) I′, I′′(2) · · ·
]
∗ .
[
V′,V′′(1) V′,V′′(2) · · ·
]
(5.182)
which can also be written:
[
I′, I′′(1)
]
.I ′ =
[
I′, I′′(1)
]
.I ′ ∗ .
[
V′,V′′(1)
]
.V ′[
I′, I′′(1)
]
.I ′′ =
[
I′, I′′(1)
]
.I ′′ ∗ .
[
V′,V′′(1)
]
.V ′′[
I′, I′′(2)
]
.I ′ =
[
I′, I′′(2)
]
.I ′ ∗ .
[
V′,V′′(2)
]
.V ′[
I′, I′′(2)
]
.I ′′ =
[
I′, I′′(2)
]
.I ′′ ∗ .
[
V′,V′′(2)
]
.V ′′
...
(5.183)
4. Free
[
V′,V′′(1) V′,V′′(2) · · · V′,V′′(Nlines)
]
.
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5. Allocate and load the Nbuses × 1 scalar vector
[
Qsched
]
.
6. Use Nlines threads and the CUDA broadcast functionality to initialize
[
∆Q(n)
]
=
[
Qsched
]
(5.184)
for all n:
[
∆Q(1) ∆Q(2) · · · ∆Q(Nlines)
]
=
[
Qsched
]
(5.185)
7. Free
[
Qsched
]
.
8. Use Nlines threads to compute simultaneously
[
∆Q(n)
]
=
[
∆Q(n)
]
−
[
I′, I′′(n)
]
.I ′ (5.186)[
∆Q(n)
]
=
[
∆Q(n)
]
+
[
I′, I′′(n)
]
.I ′′
for all n:
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[
∆Q(1)
]
=
[
∆Q(1)
]
−
[
I′, I′′(1)
]
.I ′ (5.187)[
∆Q(1)
]
=
[
∆Q(1)
]
+
[
I′, I′′(1)
]
.I ′′
[
∆Q(2)
]
=
[
∆Q(2)
]
−
[
I′, I′′(2)
]
.I ′ (5.188)[
∆Q(2)
]
=
[
∆Q(2)
]
+
[
I′, I′′(2)
]
.I ′′
...
9. Free
[
I′, I′′(1) I′, I′′(2) · · · I′, I′′(Nlines)
]
.
10. Allocate the Nlines × 1 scalar vector
[
∆Qmax,i
]
.
11. Use Nlines threads to compute simultaneously
∆Qmax,i[n] = max
([
∆Q(n)
])
(5.189)
for all n:
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∆Qmax,i[1] = max
([
∆Q(1)
])
(5.190)
∆Qmax,i[2] = max
([
∆Q(2)
])
...
12. Write out
[
∆Qmax,i
]
to the computer system main memory and storage to use to
test for convergence.
13. Free
[
∆Qmax,i
]
.
14. Allocate and load
[
V(1) V(2) · · · V(Nlines)
]
. The entire block is Nbuses ×
Nlines.
15. Use Nlines threads to compute simultaneously:
[
∆Q(n)
]
=
[
∆Q(n)
]
/.
[
V(n)
]
(5.191)
for all n:
[
∆Q(1) ∆Q(2) · · ·
]
=
[
∆Q(1) ∆Q(2) · · ·
]
/.
[
V(1) V(2) · · ·
]
(5.192)
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16. Free
[
V(1) V(2) · · · V(Nlines)
]
.
17. Retain
[
∆Q(1) ∆Q(2) · · ·
]
in GPGPU memory for use in calculating the V
equation.
Steps 14 through 16 above are different for the first iteration, since the bus voltage
magnitudes in the first iteration are identical across the (N-1) contingencies and are equal
to those from the solution of the base (N-0) case:
[
V′,V′′(1)0 V
′,V′′(2)0 · · · V′,V′′(Nlines)0
]
=
[
V′,V′′(0)
]
(5.193)
The version of those steps for the first iteration are as follows:
1. Allocate and load the vector
[
V(0)
]
to texture memory on the GPGPU.
2. Use Nlines threads and the CUDA broadcast functionality to compute simultane-
ously:
[
∆Q(n)
]
=
[
∆Q(n)
]
/.
[
V(0)
]
(5.194)
for all n:
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[
∆Q(1) ∆Q(2) · · ·
]
=
[
∆Q(1) ∆Q(2) · · ·
]
/.
[
V(0)
]
(5.195)
3. Free
[
V(0)
]
.
The V Equation, Full ∆V
The equations for calculating the updated bus voltage magnitudes are as follows:
[
∆V
(n)
temp
]
=
[
B′′(0)
]−1
·
[
∆Q(n)
V(n)
]
(5.196)[
∆V(n)
]
=
[
∆V
(n)
temp
]
− c(n)B′′
[
x
(n)
B′′
]
·
([
∆V
(n)
temp
]
[`]−
[
∆V
(n)
temp
]
[m]
)
[
V
(n)
1
]
=
[
V
(n)
0
]
+
[
∆V
(n)
1
]
(5.197)
The end goal of this routine is a complete set of vectors
[
V
(1)
i V
(2)
i · · · V(Nlines)i
]
(5.198)
in GPGPU memory for use in calculating the updated bus voltages and written out to
computer system memory and storage for use in the next iteration.
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However, if not all data needed for this routine will fit in GPGPU memory as it is
needed, priority should be given to keeping the sparse matrix
[
B′′(0)
]−1
in GPGPU
memory while swapping out sections of blocks of dense vectors, since it is the sparse
matrix that provides data needed by all (N-1) contingencies.
The V Equation, Procedure, Full ∆V
1.
[
∆Q(1) ∆Q(2) · · ·
]
is still in GPGPU memory.
2. Choose a sparse-matrix-dense-block-multiplication routine based on the properties
of
[
B′′(0)
]−1
.
3. Allocate and load
[
B′′(0)
]−1
according to the sparse-matrix-dense-block-multi-
plication routine chosen.
4. Allocate
[
V
(1)
i V
(2)
i · · · V(Nlines)i
]
. The total block is Nbuses ×Nlines.
5. Using the sparse-matrix-dense-block-multiplication routine chosen, compute:
[
V
(1)
i V
(2)
i · · · V(Nlines)i
]
=
[
B′′(0)
]−1
(5.199)
·
[
∆Q(1) ∆Q(2) · · · ∆Q(Nlines)
]
6. Free
[
B′′(0)
]−1
.
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7. Rename
[
∆Q(1) ∆Q(2) · · ·
]
to
[
cx
(1)
B′′ cx
(2)
B′′ · · · cx(Nlines)B′′
]
and load[
cx
(1)
B′′ cx
(2)
B′′ · · · cx(Nlines)B′′
]
to that location on the GPGPU. The total block is
Nbuses ×Nlines.
8. Using Nlines threads, compute simultaneously:
[
V
(n)
i
]
=
[
V
(n)
i
]
−
[
cx
(n)
B′′
]
·
([
V
(n)
i
]
[`]−
[
V
(n)
i
]
[m]
)
(5.200)
for all n:
[
V
(1)
i
]
=
[
V
(1)
i
]
−
[
cx
(1)
B′′
]
·
([
V
(1)
i
]
[`]−
[
V
(1)
i
]
[m]
)
[
V
(2)
i
]
=
[
V
(2)
i
]
−
[
cx
(2)
B′′
]
·
([
V
(2)
i
]
[`]−
[
V
(2)
i
]
[m]
)
... (5.201)
9. Free
[
cx
(1)
B′′ cx
(2)
B′′ · · · cx(Nlines)B′′
]
.
10. Allocate and load
[
V
(1)
i−1 V
(2)
i−1 · · · V(Nlines)i−1
]
. The total block is Nbuses ×
Nlines.
11. Using Nlines threads, compute simultaneously
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[
V
(n)
i
]
=
[
V
(n)
i
]
+
[
V
(n)
i−1
]
(5.202)
for all n:
[
V
(1)
i V
(2)
i · · · V(Nlines)i
]
=
[
V
(1)
i V
(2)
i · · · V(Nlines)i
]
+
[
V
(1)
i−1 V
(2)
i−1 · · · V(Nlines)i−1
]
(5.203)
12. Free
[
V
(1)
i−1 V
(2)
i−1 · · · V(Nlines)i−1
]
.
13. Write out
[
V
(1)
i V
(2)
i · · · V(Nlines)i
]
(5.204)
to computer system main memory for use in the next iteration, and retain it in
GPGPU memory for use in calculating the updated bus voltages.
The V Equation, Stott and Alsac Approximation
The equations for calculating the updated bus voltage magnitudes are as follows:
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[
∆V
(n)
1
]
=
[
∆V(0)
]
− c(n)B′′
[
x
(n)
B′′
]
(5.205)
·
([
∆V(0)
]
[`]−
[
∆V(0)
]
[m]
)
where the above has been pre-computed, and
[
V
(n)
1
]
=
[
V
(n)
0
]
+
[
∆V
(n)
1
]
(5.206)
The end goal of this routine is a complete set of vectors
[
V
(1)
i V
(2)
i · · · V(Nlines)i
]
(5.207)
in GPGPU memory for use in calculating the updated bus voltages and written out to
computer system memory and storage for use in the next iteration.
The V Equation, Procedure, Stott and Alsac Approximation
1.
[
∆Q(1) ∆Q(2) · · ·
]
is still in GPGPU memory.
2. Rename
[
∆Q(1) ∆Q(2) · · ·
]
to
[
V
(1)
i V
(2)
i · · · V(Nlines)i
]
(5.208)
and allocate and load the
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[
∆V(1) ∆V(2) · · · ∆V(Nlines)
]
(5.209)
set of Nlines pre-computed Nbuses × 1 vectors to that location.
3. Allocate and load
[
V
(1)
i−1 V
(2)
i−1 · · · V(Nlines)i−1
]
. The total block is Nbuses ×
Nlines.
4. Using Nlines threads, compute simultaneously
[
V
(n)
i
]
=
[
V
(n)
i
]
+
[
V
(n)
i−1
]
(5.210)
for all n:
[
V
(1)
i V
(2)
i · · · V(Nlines)i
]
=
[
V
(1)
i V
(2)
i · · · V(Nlines)i
]
+
[
V
(1)
i−1 V
(2)
i−1 · · · V(Nlines)i−1
]
(5.211)
5. Free
[
V
(1)
i−1 V
(2)
i−1 · · · V(Nlines)i−1
]
.
6. Write out
[
V
(1)
i V
(2)
i · · · V(Nlines)i
]
(5.212)
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to computer system main memory for use in the next iteration, and retain it in
GPGPU memory for use in calculating the updated bus voltages.
Updating the Bus Voltages.
The end goal of this routine is the set of vectors
[
V′,V′′(1) V′,V′′(2) V′,V′′(3) · · ·
]
(5.213)
in GPGPU memory for the current update calculations.
Updating the Bus Voltages, Procedure.
1.
[
V
(1)
i V
(2)
i · · · V(Nlines)i
]
is already in GPGPU memory.
2. Allocate and load
[
θ
(1)
i θ
(2)
i · · · θ(Nlines)i
]
. The total block is Nbuses ×Nlines.
3. Allocate the set of float2 vectors
[
V′,V′′(1) V′,V′′(2) V′,V′′(3) · · ·
]
(5.214)
to fast memory on the GPGPU.
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4. Using one thread per
[
V′,V′′(n)i
]
vector, compute iteratively for each `:
[
V′,V′′(1)i
]
[`].V ′ =
[
V
(1)
i
]
[`] (5.215)
θ(`,1) =
[
θ
(1)
i
]
[`][
V′,V′′(1)i
]
[`].V ′′ =
[
V′,V′′(1)i
]
[`].V ′ ∗
(
θ(`,1) − θ
(`,1) ∗ θ(`,1) ∗ θ(`,1)
6
)
[
V′,V′′(1)i
]
[`].V ′ =
[
V′,V′′(1)i
]
[`].V ′ − 0.5 ∗ θ(`,1) ∗ θ(`,1)
simultaneously with:
[
V′,V′′(2)i
]
[`].V ′ =
[
V
(2)
i
]
[`] (5.216)
θ(`,2) =
[
θ
(2)
i
]
[`][
V′,V′′(2)i
]
[`].V ′′ =
[
V′,V′′(2)i
]
[`].V ′ ∗
(
θ(`,2) − θ
(`,2) ∗ θ(`,2) ∗ θ(`,2)
6
)
[
V′,V′′(2)i
]
[`].V ′ =
[
V′,V′′(2)i
]
[`].V ′ − 0.5 ∗ θ(`,2) ∗ θ(`,2)
...
5. Free the memory locations for the vectors[
V
(1)
i V
(2)
i · · ·
]
and
[
V
(j)
i V
(k)
i · · ·
]
.
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6. Free the memory locations for the vectors[
θ
(1)
i θ
(2)
i · · · θ(Nlines)i
]
.
7. The variables θ(`,n) should be thread-local register variables that are freed when their
threads complete.
8. Retain
[
V′,V′′(n)i
]
in GPGPU memory for use in computing the current equations.
5.3.4 The P − θ Iteration: Later Iterations
The initial bus voltages for each of the set of (N-1) contingencies are equal to the bus
voltages for the (N-0) base case during the first iteration, but they are distinct for each
contingency for later iterations. As a result, the later iterations are more data-intensive
than the first iteration.
Calculating the Bus Currents
The set of float2 vectors
[
V′,V′′(1)i V
′,V′′(2)i · · ·
]
(5.217)
are already in GPGPU memory from the completion of the Q− V iteration.
The end goal of this routine is a complete set of float2 vectors
[
I′, I′′(1) I′, I′′(2) · · · I′, I′′(Nlines)
]
(5.218)
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and a complete set of float2 vectors
[
V′,V′′(1) V′,V′′(2) · · · V′,V′′(Nlines)
]
(5.219)
in GPGPU memory for use in computing the ∆P equation.
The procedure is that detailed in Section 5.1.3.
Calculating the Bus Currents, Procedure
1. The set of float2 vectors
[
V′,V′′(1)i V
′,V′′(2)i · · ·
]
are already in GPGPU
memory from the completion of the Q− V iteration.
2. Choose a sparse-matrix-dense-block-multiplication routine based on the properties
of
[
Gbus
]
and
[
Bbus
]
3. Allocate and load
[
Gbus
]
to the GPGPU according to the sparse-matrix-dense-
block-multiplication routine chosen.
4. Allocate the set of float2 vectors
[
I′, I′′(1) I′, I′′(2) · · ·
]
to fast memory on
the GPGPU. The total block is Nbuses ×Nlines.
5. Using the sparse-matrix-dense-block-multiplication routine chosen, simultaneously
compute:
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[
I′, I′′(1) I′, I′′(2) · · ·
]
=
[
Gbus
]
(5.220)
·
[
V′,V′′(1) V′,V′′(2) · · ·
]
(5.221)
which can also be written as
[
I′, I′′(1)
]
.I ′ =
[
Gbus
]
·
[
V′,V′′(1)
]
.V ′[
I′, I′′(1)
]
.I ′′ =
[
Gbus
]
·
[
V′,V′′(1)
]
.V ′′[
I′, I′′(2)
]
.I ′ =
[
Gbus
]
·
[
V′,V′′(2)
]
.V ′[
I′, I′′(2)
]
.I ′′ =
[
Gbus
]
·
[
V′,V′′(2)
]
.V ′′
...
(5.222)
6. Free
[
Gbus
]
.
7. Allocate and load
[
Bbus
]
to the GPGPU according to the sparse-matrix-dense-
block-multiplication routine chosen.
8. Allocate and load the Nlines × 1 vector
[
Gline
]
.
9. Allocate and load the Nlines × 1 vector
[
Bline
]
.
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10. Using the sparse-matrix-dense-block-multiplication routine chosen, simultaneously
compute:
[
I′, I′′(1)
]
.I ′ =
[
I′, I′′(1)
]
.I ′ −
[
Bbus
]
·
[
V′,V′′(1)
]
.V ′′[
I′, I′′(1)
]
.I ′′ =
[
I′, I′′(1)
]
.I ′′ +
[
Bbus
]
·
[
V′,V′′(1)
]
.V ′[
I′, I′′(2)
]
.I ′ =
[
I′, I′′(2)
]
.I ′ −
[
Bbus
]
·
[
V′,V′′(2)
]
.V ′′[
I′, I′′(2)
]
.I ′′ =
[
I′, I′′(2)
]
.I ′′ +
[
Bbus
]
·
[
V′,V′′(2)
]
.V ′
...
(5.223)
11. Free
[
Bbus
]
.
12. Allocate an Nlines × 1 vector of CUDA aligned type float2,
[
I′adj, I
′′
adj
]
.
13. Using Nlines threads, for each single contingency n in which the line from bus ` to
bus m is out of service, simultaneously compute:
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[
I′adj, I
′′
adj
]
[n].I ′adj =
[
Gline
]
[n]
·
([
V′,V′′(n)
]
[`].V ′ −
[
V′,V′′(n)
]
[m].V ′
)
[
I′adj, I
′′
adj
]
[n].I ′′adj =
[
Gline
]
[n]
·
([
V′,V′′(n)
]
[`].V ′′ −
[
V′,V′′(n)
]
[m].V ′′
)
[
I′adj, I
′′
adj
]
[n].I ′adj =
[
I′adj, I
′′
adj
]
[n].I ′adj −
[
Bline
]
[n]
·
([
V′,V′′(n)
]
[`].V ′′ −
[
V′,V′′(n)
]
[m].V ′′
)
[
I′adj, I
′′
adj
]
[n].I ′′adj =
[
I′adj, I
′′
adj
]
[n].I ′′adj +
[
Bline
]
[n]
·
([
V′,V′′(n)
]
[`].V ′ −
[
V′,V′′(n)
]
[m].V ′
)
(5.224)
for all n:
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[
I′adj, I
′′
adj
]
[1].I ′adj =
[
Gline
]
[1]
·
([
V′,V′′(1)
]
[`1].V
′ −
[
V′,V′′(1)
]
[m1].V
′
)
[
I′adj, I
′′
adj
]
[1].I ′′adj =
[
Gline
]
[1]
·
([
V′,V′′(1)
]
[`1].V
′′ −
[
V′,V′′(1)
]
[m1].V
′′
)
[
I′adj, I
′′
adj
]
[1].I ′adj =
[
I′adj, I
′′
adj
]
[1].I ′adj −
[
Bline
]
[1]
·
([
V′,V′′(1)
]
[`1].V
′′ −
[
V′,V′′(1)
]
[m1].V
′′
)
[
I′adj, I
′′
adj
]
[1].I ′′adj =
[
I′adj, I
′′
adj
]
[1].I ′′adj +
[
Bline
]
[1]
·
([
V′,V′′(1)
]
[`1].V
′ −
[
V′,V′′(1)
]
[m1].V
′
)
(5.225)
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[
I′adj, I
′′
adj
]
[2].I ′adj =
[
Gline
]
[2]
·
([
V′,V′′(2)
]
[`2].V
′ −
[
V′,V′′(2)
]
[m2].V
′
)
[
I′adj, I
′′
adj
]
[2].I ′′adj =
[
Gline
]
[2]
·
([
V′,V′′(2)
]
[`2].V
′′ −
[
V′,V′′(2)
]
[m2].V
′′
)
[
I′adj, I
′′
adj
]
[2].I ′adj =
[
I′adj, I
′′
adj
]
[2].I ′adj −
[
Bline
]
[2]
·
([
V′,V′′(2)
]
[`2].V
′′ −
[
V′,V′′(2)
]
[m2].V
′′
)
[
I′adj, I
′′
adj
]
[2].I ′′adj =
[
I′adj, I
′′
adj
]
[2].I ′′adj +
[
Bline
]
[2]
·
([
V′,V′′(2)
]
[`2].V
′ −
[
V′,V′′(2)
]
[m2].V
′
)
...
(5.226)
14. Free
[
Gline
]
.
15. Free
[
Bline
]
.
16. Using Nlines threads, simultaneously compute
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[
I′, I′′(n)
]
[`].I ′ =
[
I′, I′′(n)
]
[`].I ′ +
[
I′adj, I
′′
adj
]
[n].I ′adj (5.227)[
I′, I′′(n)
]
[`].I ′′ =
[
I′, I′′(n)
]
[`].I ′′ +
[
I′adj, I
′′
adj
]
[n].I ′′adj[
I′, I′′(n)
]
[m].I ′ =
[
I′, I′′(n)
]
[m].I ′ −
[
I′adj, I
′′
adj
]
[n].I ′adj[
I′, I′′(n)
]
[m].I ′′ =
[
I′, I′′(n)
]
[m].I ′′ −
[
I′adj, I
′′
adj
]
[n].I ′′adj
for all n:
[
I′, I′′(1)
]
[`1].I
′ =
[
I′, I′′(1)
]
[`1].I
′ +
[
I′adj, I
′′
adj
]
[1].I ′adj (5.228)[
I′, I′′(1)
]
[`1].I
′′ =
[
I′, I′′(1)
]
[`1].I
′′ +
[
I′adj, I
′′
adj
]
[1].I ′′adj[
I′, I′′(1)
]
[m1].I
′ =
[
I′, I′′(1)
]
[m1].I
′ −
[
I′adj, I
′′
adj
]
[1].I ′adj[
I′, I′′(1)
]
[m1].I
′′ =
[
I′, I′′(1)
]
[m1].I
′′ −
[
I′adj, I
′′
adj
]
[1].I ′′adj
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[
I′, I′′(2)
]
[`2].I
′ =
[
I′, I′′(2)
]
[`2].I
′ +
[
I′adj, I
′′
adj
]
[2].I ′adj (5.229)[
I′, I′′(2)
]
[`2].I
′′ =
[
I′, I′′(2)
]
[`2].I
′′ +
[
I′adj, I
′′
adj
]
[2].I ′′adj[
I′, I′′(2)
]
[m2].I
′ =
[
I′, I′′(2)
]
[m2].I
′ −
[
I′adj, I
′′
adj
]
[2].I ′adj[
I′, I′′(2)
]
[m2].I
′′ =
[
I′, I′′(2)
]
[m2].I
′′ −
[
I′adj, I
′′
adj
]
[2].I ′′adj
...
(5.230)
17. Free
[
I′adj, I
′′
adj
]
.
18. Retain
[
I′, I′′(1) I′, I′′(2) · · · I′, I′′(Nlines)
]
in GPGPU memory for use in com-
puting the ∆P equation.
19. Retain
[
V′,V′′(1) V′,V′′(2) · · · V′,V′′(Nlines)
]
in GPGPU memory for use in
computing the ∆P equation.
The ∆P Equation, Later Iterations
Where the calculation for later iterations differs from the first iteration is that the bus
voltages are distinct for the various (N-1) contingencies.
The end goals of this routine are:
1. The vector
[
∆Pmax,i
]
written out to computer system main memory to use to test
for convergence.
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2. A complete set of vectors
[
∆P(1) ∆P(2) · · ·
]
(5.231)
in GPGPU memory for use in calculating the θ equation.
The ∆P Equation, Later Iterations, Procedure
1.
[
I′, I′′(1) I′, I′′(2) · · · I′, I′′(Nlines)
]
is still in GPGPU memory.
2.
[
V′,V′′(1) V′,V′′(2) · · · V′,V′′(Nlines)
]
is still in GPGPU memory.
3. Use Nlines threads to compute simultaneously :
[
I′, I′′(1) I′, I′′(2) · · ·
]
=
[
I′, I′′(1) I′, I′′(2) · · ·
]
∗ .
[
V′,V′′(1) V′,V′′(2) · · ·
]
(5.232)
which can also be written:
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[
I′, I′′(1)
]
.I ′ =
[
I′, I′′(1)
]
.I ′ ∗ .
[
V′,V′′(1)
]
.V ′[
I′, I′′(1)
]
.I ′′ =
[
I′, I′′(1)
]
.I ′′ ∗ .
[
V′,V′′(1)
]
.V ′′[
I′, I′′(2)
]
.I ′ =
[
I′, I′′(2)
]
.I ′ ∗ .
[
V′,V′′(2)
]
.V ′[
I′, I′′(2)
]
.I ′′ =
[
I′, I′′(2)
]
.I ′′ ∗ .
[
V′,V′′(2)
]
.V ′′
...
(5.233)
4. Free
[
V′,V′′(1) V′,V′′(2) · · · V′,V′′(Nlines)
]
.
5. Allocate and load the Nbuses × 1 scalar vector
[
Psched
]
.
6. Allocate
[
∆P(1) ∆P(2) · · · ∆P(Nlines)
]
. The entire block is Nbuses×Nlines.
7. Use Nlines threads and the CUDA broadcast functionality to initialize
[
∆P(n)
]
=
[
Psched
]
(5.234)
for all n:
[
∆P(1) ∆P(2) · · · ∆P(Nlines)
]
=
[
Psched
]
(5.235)
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8. Free
[
Psched
]
.
9. Use Nlines threads to compute simultaneously
[
∆P(n)
]
=
[
∆P(n)
]
−
[
I′, I′′(n)
]
.I ′ (5.236)[
∆P(n)
]
=
[
∆P(n)
]
−
[
I′, I′′(n)
]
.I ′′
for all n:
[
∆P(1)
]
=
[
∆P(1)
]
−
[
I′, I′′(1)
]
.I ′ (5.237)[
∆P(1)
]
=
[
∆P(1)
]
−
[
I′, I′′(1)
]
.I ′′
[
∆P(2)
]
=
[
∆P(2)
]
−
[
I′, I′′(2)
]
.I ′ (5.238)[
∆P(2)
]
=
[
∆P(2)
]
−
[
I′, I′′(2)
]
.I ′′
...
10. Free
[
I′, I′′(1) I′, I′′(2) · · · I′, I′′(Nlines)
]
.
11. Allocate the Nlines × 1 scalar vector
[
∆Pmax,i
]
.
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12. Use Nlines threads to compute simultaneously
∆Pmax,i[n] = max
([
∆P(n)
])
(5.239)
for all n:
∆Pmax,i[1] = max
([
∆P(1)
])
(5.240)
∆Pmax,i[2] = max
([
∆P(2)
])
...
13. Write out
[
∆Pmax,i
]
to the computer system main memory and storage to use to
test for convergence.
14. Free
[
∆Pmax,i
]
.
15. Allocate and load
[
V(1) V(2) · · · V(Nlines)
]
. The entire block is Nbuses ×
Nlines.
16. Use Nlines threads to compute simultaneously:
[
∆P(n)
]
=
[
∆P(n)
]
/.
[
V(n)
]
(5.241)
5.3. FPDF (N-1) Contingencies Algorithm 203
for all n:
[
∆P(1) ∆P(2) · · ·
]
=
[
∆P(1) ∆P(2) · · ·
]
/.
[
V(1) V(2) · · ·
]
(5.242)
17. Free
[
V(1) V(2) · · · V(Nlines)
]
.
18. Retain
[
∆P(1) ∆P(2) · · ·
]
in GPGPU memory for use in calculating the θ
equation.
The θ Equation, Later Iterations, Full ∆θ
Where the calculation for later iterations differs from the first iteration is that the bus
voltages are distinct for the various (N-1) contingencies.
The end goal of this routine is a complete set of vectors
[
θ
(1)
i θ
(2)
i · · · θ(Nlines)i
]
(5.243)
in GPGPU memory for use in calculating the updated bus voltages and written out to
computer system memory and storage for use in the next iteration.
However, if not all data needed for this routine will fit in GPGPU memory as it is
needed, priority should be given to keeping the sparse matrix
[
B′(0)
]−1
in GPGPU mem-
ory while swapping out sections of blocks of dense vectors, since it is the sparse matrix
that provides data needed by all (N-1) contingencies.
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The θ Equation, Later Iterations, Procedure, Full ∆θ
1.
[
∆P(1) ∆P(2) · · ·
]
is still in GPGPU memory.
2. Choose a sparse-matrix-dense-block-multiplication routine based on the properties
of
[
B′(0)
]−1
.
3. Allocate and load
[
B′(0)
]−1
according to the sparse-matrix-dense-block-multi-
plication routine chosen.
4. Allocate
[
θ
(1)
i θ
(2)
i · · · θ(Nlines)i
]
. The total block is Nbuses ×Nlines.
5. Using the sparse-matrix-dense-block-multiplication routine chosen, compute:
[
θ
(1)
i θ
(2)
i · · · θ(Nlines)i
]
=
[
B′(0)
]−1
(5.244)
·
[
∆P(1) ∆P(2) · · · ∆P(Nlines)
]
6. Free
[
B′(0)
]−1
.
7. Rename
[
∆P(1) ∆P(2) · · ·
]
to
[
cx
(1)
B′ cx
(2)
B′ · · · cx(Nlines)B′
]
and load[
cx
(1)
B′ cx
(2)
B′ · · · cx(Nlines)B′
]
to that location on the GPGPU. The total block is
Nbuses ×Nlines.
8. Using Nlines threads, compute simultaneously:
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[
θ
(n)
i
]
=
[
θ
(n)
i
]
−
[
cx
(n)
B′
]
·
([
θ
(n)
i
]
[`]−
[
θ
(n)
i
]
[m]
)
(5.245)
for all n:
[
θ
(1)
i
]
=
[
θ
(1)
i
]
−
[
cx
(1)
B′
]
·
([
θ
(1)
i
]
[`]−
[
θ
(1)
i
]
[m]
)
(5.246)[
θ
(2)
i
]
=
[
θ
(2)
i
]
−
[
cx
(2)
B′
]
·
([
θ
(2)
i
]
[`]−
[
θ
(2)
i
]
[m]
)
...
9. Free
[
cx
(1)
B′ cx
(2)
B′ · · · cx(Nlines)B′
]
.
10. Allocate and load
[
θ
(1)
i−1 θ
(2)
i−1 · · · θ(Nlines)i−1
]
. The total block is Nbuses ×Nlines.
11. Using Nlines threads, compute simultaneously
[
θ
(n)
i
]
=
[
θ
(n)
i
]
+
[
θ
(n)
i−1
]
(5.247)
for all n:
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[
θ
(1)
i θ
(2)
i · · · θ(Nlines)i
]
=
[
θ
(1)
i θ
(2)
i · · · θ(Nlines)i
]
+
[
θ
(1)
i−1 θ
(2)
i−1 · · · θ(Nlines)i−1
]
(5.248)
12. Free
[
θ
(1)
i−1 θ
(2)
i−1 · · · θ(Nlines)i−1
]
.
13. Write out
[
θ
(1)
i θ
(2)
i · · · θ(Nlines)i
]
(5.249)
to computer system main memory for use in the next iteration, and retain it in
GPGPU memory for use in calculating the updated bus voltages.
The θ Equation, Stott and Alsac Approximation
Where the calculation for later iterations differs from the first iteration is that the bus
voltages are distinct for the various (N-1) contingencies.
The end goal of this routine is a complete set of vectors
[
θ
(1)
i θ
(2)
i · · · θ(Nlines)i
]
(5.250)
in GPGPU memory for use in calculating the updated bus voltages and written out to
computer system memory and storage for use in the next iteration.
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The θ Equation, Procedure, Stott and Alsac Approximation
1.
[
∆P(1) ∆P(2) · · ·
]
is still in GPGPU memory.
2. Rename
[
∆P(1) ∆P(2) · · ·
]
to
[
θ
(1)
i θ
(2)
i · · · θ(Nlines)i
]
(5.251)
and allocate and load the
[
∆θ(1) ∆θ(2) · · · ∆θ(Nlines)
]
(5.252)
set of Nlines pre-computed Nbuses × 1 vectors to that location.
3. Allocate and load
[
θ
(1)
i−1 θ
(2)
i−1 · · · θ(Nlines)i−1
]
. The total block is Nbuses ×Nlines.
4. Using Nlines threads, compute simultaneously
[
θ
(n)
i
]
=
[
θ
(n)
i
]
+
[
θ
(n)
i−1
]
(5.253)
for all n:
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[
θ
(1)
i θ
(2)
i · · · θ(Nlines)i
]
=
[
θ
(1)
i θ
(2)
i · · · θ(Nlines)i
]
+
[
θ
(1)
i−1 θ
(2)
i−1 · · · θ(Nlines)i−1
]
(5.254)
5. Free
[
θ
(1)
i−1 θ
(2)
i−1 · · · θ(Nlines)i−1
]
.
6. Write out
[
θ
(1)
i θ
(2)
i · · · θ(Nlines)i
]
(5.255)
to computer system main memory for use in the next iteration, and retain it in
GPGPU memory for use in calculating the updated bus voltages.
Updating the Bus Voltages.
The end goal of this routine is the set of vectors
[
V′,V′′(1) V′,V′′(2) V′,V′′(3) · · ·
]
(5.256)
in GPGPU memory for the current update calculations.
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Updating the Bus Voltages, Procedure.
1.
[
θ
(1)
i θ
(2)
i · · · θ(Nlines)i
]
is already in GPGPU memory.
2. Allocate and load
[
V
(1)
i V
(2)
i · · · V(Nlines)i
]
. The total block isNbuses×Nlines.
3. Allocate the set of float2 vectors
[
V′,V′′(1) V′,V′′(2) V′,V′′(3) · · ·
]
(5.257)
to fast memory on the GPGPU.
4. Using one thread per
[
V′,V′′(n)i
]
vector, compute iteratively for each `:
[
V′,V′′(1)i
]
[`].V ′ =
[
V
(1)
i
]
[`] (5.258)
θ(`,1) =
[
θ
(1)
i
]
[`][
V′,V′′(1)i
]
[`].V ′′ =
[
V′,V′′(1)i
]
[`].V ′ ∗
(
θ(`,1) − θ
(`,1) ∗ θ(`,1) ∗ θ(`,1)
6
)
[
V′,V′′(1)i
]
[`].V ′ =
[
V′,V′′(1)i
]
[`].V ′ − 0.5 ∗ θ(`,1) ∗ θ(`,1)
simultaneously with:
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[
V′,V′′(2)i
]
[`].V ′ =
[
V
(2)
i
]
[`] (5.259)
θ(`,2) =
[
θ
(2)
i
]
[`][
V′,V′′(2)i
]
[`].V ′′ =
[
V′,V′′(2)i
]
[`].V ′ ∗
(
θ(`,2) − θ
(`,2) ∗ θ(`,2) ∗ θ(`,2)
6
)
[
V′,V′′(2)i
]
[`].V ′ =
[
V′,V′′(2)i
]
[`].V ′ − 0.5 ∗ θ(`,2) ∗ θ(`,2)
...
5. Free the memory locations for the vectors[
V
(1)
i V
(2)
i · · ·
]
and
[
V
(j)
i V
(k)
i · · ·
]
.
6. Free the memory locations for the vectors[
θ
(1)
i θ
(2)
i · · · θ(Nlines)i
]
.
7. The variables θ(`,n) should be thread-local register variables that are freed when their
threads complete.
8. Retain
[
V′,V′′(n)i
]
in GPGPU memory for use in computing the current equations.
5.4 Computing Contingencies for (N-x)
5.4.1 Computing Contingencies for (N-1-1)
Computing the full set of (N-1-1) contingencies (which number N(N − 1) contingen-
cies in total as discussed in Chapter 2) inherently involves computing the full set of (N-1)
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contingencies first and using each of those solutions as the base case for the set of contin-
gencies found by removing each remaining individual line in succession from each of the
(N-1) base cases. For each of the new set of contingencies computed from a single (N-1)
base case, the bus voltage magnitude and angles from the solution of the (N-1) base case
serve as inputs for each of the contingencies computed from that base case.
While creating a new
[
G
(n)
bus
]
and
[
B
(n)
bus
]
for each of the (N-1) base cases is an
option, the bus currents could still be computed using the
[
G
(0)
bus
]
and
[
B
(0)
bus
]
from the
original (N-0) base case and applying the current correction methodology and equations
from Section 4.4 to two lines at a time instead of one line at a time.
The line outage bus current corrections double in the amount of computation required
per contingency when the number of outages doubles, so the relatively minor work of up-
dating each
[
G
(n)
bus
]
and
[
B
(n)
bus
]
from each
[
G
(0)
bus
]
and
[
B
(0)
bus
]
seems like the
correct choice from the standpoint of merely managing the number of computations. How-
ever, the increase in computations (which add up with every iteration) has to be weighed
against the increased number of matrices that must be transported from the computer sys-
tem main memory to the GPGPU: (N − 1) different
[
Gbus
]
matrices instead of one,
and (N − 1) different
[
Bbus
]
instead of one. Unless the specific GPGPU and imple-
mentation of this method completely mask the latency of transporting these matrices over
the system bus, the amount of extra computation is probably faster.
To estimate the multiplicative factor increase in current corrections over the set of (N-
1) contingencies, if we count each line outage as one current correction, the number of
current corrections is the number of line outages per contingency multiplied the number
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(N-1-1) (N-2) (N-3)
Contingencies N(N − 1) N(N−1)
2
N(N−1)(N−2)
6
Factor Increase 2 ∗ N(N−1)
N
2 ∗ N(N−1)
2N
3 ∗ N(N−1)(N−2)
6N
in Current Corrections
= 2 ∗ (N − 1) N − 1 (N−1)(N−2)
2
Base Cases N N N(N−1)
2
Factor Increase N N N(N−1)
2
in Transported Matrices
Table 4: Differences in computational and data transport burden versus the set of (N-1)
contingencies.
of contingencies. Thus the factor increase in number of current corrections for the (N-1-1)
set of contingencies over the set of (N-1) contingencies is two line outages per contingency
multiplied by N(N−1)(N−2)
6
contingencies , divided by the one line outage per contingency
multiplied by N contingencies. This is shown in Table 4.
The multiplicative factor increase in number of matrices that must be transported is the
number of (N-1-1) base cases (N ) divided by the number of (N-1) base cases (1).
While creating a new
[
B′(n)
]−1
and
[
B′′(n)
]−1
for each of the (N-1) base cases,
the θ and V equations could still be computed using the
[
B′(0)
]−1
and
[
B′′(0)
]−1
from the original (N-1) base case and using the matrix inversion lemma methodology and
equations from Section 4.5.4 applied to two lines at a time instead of one line at a time.
Since the scalar constants c(n)B′ and c
(n)
B′ and the vector constants
[
x
(n)
B′
]
and
[
x
(n)
B′′
]
are pre-computed, the increase in computation during the iterations of the FDPF solver are
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solely a function of the increased entries in
[
x
(n)
B′
]
and
[
x
(n)
B′′
]
, if there is an increase
in their entries. There is an increase in pre-computation, however. Computing and trans-
porting a new set of N
[
B′(n)
]−1
and N
[
B′′(n)
]−1
is a substantially great burden in
both computation and data transport.
When using the Stott and Alsac approximation detailed in Section 4.5.6, the question of
computing new matrix inverses and transporting them to the GPGPU does not arise. How-
ever, since under this approximation, the values of
[
∆V(n)
]
and
[
∆θ(n)
]
are entirely
decoupled from the iterations of the solver. While Stott and Alsac state this approximation
can be applied the set of (N-2) contingencies using the the base case (N-0) data [70], they
originally found it faster than inverting a new set of
[
B′(n)
]−1
, and
[
B′′(n)
]−1
ma-
trices for at most three multiple outages [70], presumably because of additional iterations
required for convergence under the approximate method. Since the more accurate method
presented in this thesis that uses the matrix inversion lemma to avoid calculating new ma-
trix inverses but without the Stott and Alsac approximation represents an intermediate step
in computational burden between the Stott and Alsac approximation and computing a new
set of matrix inverses for each of the (N-1) base cases, this method may well prove the best
choice for (N-1-1), (N-2), and (N-3) contingency analysis. However, the speed of the Stott
and Alsac approximation makes it of vital interest for (N-1) contingency analysis that must
be performed in a tight timeframe.
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5.4.2 Computing Contingencies for (N-2)
For computing the full set of (N-2) contingencies (which number N(N−1)
2
contingen-
cies in total), the bus voltage magnitude and angles from the solution of the (N-0) base
case serve as inputs for each of the contingencies, since the study of the set of (N-2) con-
tingencies is the study of when two lines are removed from service at once.
Otherwise, the same issues apply as for (N-1-1) with respect to building new and trans-
porting new matrices. The multiplicative factor increase in current corrections over the
set of (N-1) contingencies is half the multiplicative factor increase for the set of (N-1-1)
contingencies because the number of distinct contingencies is half as many as shown in
Table 4. If creating a new set of base case matrices is chosen instead, the multiplicative
factor increase in transported matrices over the set of (N-1) contingencies is the same as
for (N-1-1) because the number of base cases is the same.
5.4.3 Computing Contingencies for (N-3)
For computing the full set of (N-3) contingencies (which number N(N−1)(N−2)
6
con-
tingencies in total) the bus voltage magnitude and angles from the solution of the (N-0)
base case serve as inputs for each of the contingencies, since the study of the set of (N-3)
contingencies is the study of when three lines are removed from service at once.
The multiplicative factor increase in current corrections over the set of (N-1) contin-
gencies is shown in Table 4, as is the multiplicative factor increase in transported matrices
over the set of (N-1) contingencies if creating a new set of base case matrices is chosen
instead. As with the previous cases, which option to choose in a GPGPU implementation
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depends on whether the specific implementation completely masks the latency of trans-
porting these matrices over the system bus. This continues to be true for (N-x) where
x > 3.
5.5 Summary
This chapter gave the details of the method proposed in this thesis for accelerating (N-
1) contingency analysis using a GPGPU. Common routines that are used repeatedly were
discussed first, followed by routines that can be pre-computed outside the iterations of the
FDPF solution algorithm. Then the entirety of the proposed method was detailed, with the
differences noted where the Stott and Alsac approximation may be applied, followed by
a discussion of how smoothly this method may be applied to (N-1-1), (N-2), and (N-3)
contingency analysis and some of the associated implications in computational burden and
data movement.
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Chapter 6
Recent Work in and Early
Implementations of GPGPGU
Contingency Analysis
Several attempts have been made from 2007 onward to accelerate computation of
power flow algorithms or power systems contingency analysis by using a GPGPU as a
floating-point accelerator. Of those recorded in the literature, most of them simply chose
part or parts of a power flow algorithm to implement on a GPGPU. There is one implemen-
tation discussed below (in two papers) of an entire power flow run on a GPGPU without
examining the applications to contingency analysis, and two implementations of running
multiple power flows on a GPU at the same time. The only implementation below of
(N-1) contingency analysis on a GPU is implemented on a pre-CUDA GPU [71], which
is a GPU without the general-purpose programming interface. This requires that in writ-
ing GPU code arithmetic operations must be translated into pixel manipulations, since the
GPU instruction sets that existed at the time only had pixel instructions for any kind of
floating-point computation. Some of the other methods below adapted methods developed
for pre-CUDA GPUs onto GPGPUs.
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6.1 Implementing Parts of a Power Flow on the GPGPU
In [72], the author started from an existing Conjugate Gradient method developed for
pre-CUDA GPUs and developed a Biconjugate Gradient method A−1x = b solver for
GPGPUs. The author also chose a sparse matrix storage method and adapted an existing
matrix-vector multiplication routine for the GPGPU and used that to accelerate the sparse
matrix-vector multiplication portions of the power flow code. These were combined with
a Newton’s Method power flow algorithm to accelerated the power flow using GPGPU
computation, though computation of the Jacobian matrix was reserved to the computer
system’s CPU. The test case was the IEEE 118-bus case. Speedup was 2.1 compared to
CPU code.
In [56], the authors developed a Conjugate Gradient method with Jacobi precondi-
tioning A−1x = b solver and applied it to test matrices intended to represent DC power
flow constant
[
B
]
matrices. The test matrices were developed for theoretical 494, 685,
662, and 1138 bus systems, and their entries were then multiplied to artificially extend
the matrix size. Solutions of A−1x = b solver had greater speedups on the GPGPU for
larger matrices than for smaller matrices, with a speed-up of 49.3 for the 662 bus matrix
multiplied 336 times, and a speed-up of 36.4 for the 1138 bus matrix multiplied 336 times.
In [73], the authors used the GPGPU to compute the admittance matrix and to perform
Gaussian elimination for the solution of A−1x = b equations, while the remainder of the
power flow was reserved to the computer system’s CPU. This method was used to compare
the effects on three different power flow algorithms: Gauss-Seidel, Newton-Raphson, and
the FDPF. The results for the IEEE 9, 30, 118, and 300 bus cases all had marginal speedups,
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however the results for the Shandong Province system with 974 buses 1449 lines had speed
ups of 0.062 for Gauss-Seidel, 53.656 for Newton-Raphson, and 27.0527 for the FDPF.
In [74], the authors took an existing CPU-based AC Newton-Rapshon Power Flow
code and used the GPGPU to accelerate four sections of the code; 1) calculation of the
admittance matrix, 2) calculation of the real and reactive power ∆s, 3) calculation of the
Jacobian, and the 4) the solution of A−1x = b equations. The results were a speedup of 6.1
for the IEEE 14 bus case, 2.6 for the IEEE 30 bus case, and 2.1 for the IEEE 118 bus case.
6.2 Implementing a Power Flow on the GPGPU
In [75], the authors implement Newton-Raphson and Gauss-Jacobi based power flow
algorithms on a GPGPU using a proprietary library of sparse matrix routines for GPGPUs
called CULAtools. They also detail a GPGPU routine for computing power injections
from an updated set of generator output powers. Results for the Newton-Raphson method
were a speedup of 4.5 for the IEEE 678 bus case, a speedup of 8.5 for the IEEE 2383 bus
case, and a speedup of 9.4 for an artificial 4766 bus case made by a form of doubling the
matrix sizes for the IEEE 2383 bus case.
In [76], the same authors as in [75] implement the same methods, only using the pro-
prietary Jacket library of sparse matrix routines for GPGPUs. To generate large test cases,
the IEEE 2383 bus case matrices were put through a form of doubling, tripling, and qua-
drupling to produce test cases of 4766, 7149, and 9532 buses. Results for the Newton-
Raphson method were a speedup of 35 for the 2383, 4766, and 7149 bus cases. Results for
the Newton-Raphson method were a speedup of 28 for the 7149 and 9532 bus cases.
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6.3 Evaluating Power Flows in Parallel on the GPGPU
6.3.1 One Contingency Per Color Channel on a pre-CUDA GPU
In [71], the authors implemented (N-1) contingency analysis using a DC power flow on
a pre-CUDA GPU, which oddly enough required all vectors to be re-mapped as matrices in
order to be computed using graphics commands. The authors used a sparse matrix storage
method that is not general-purpose, but specific to the properties of the DC power flow B
matrix, exploiting the fact that in a typical power system the number of non-zero elements
is not more than ten regardless of system size. Four contingencies at a time were computed
in parallel, taking advantage of the GPU’s ability to execute SIMD parallelism on the four
color channel, red, green, blue, and transparency. Results were a speedup of 4 for both the
IEEE 300 bus system and ”a fictitious 1000 bus system based on assumptions of network
sparsity, realistic serial and shunt admittance size and Y-bus symmetries”.
6.3.2 One Power Flow Per GPGPU Thread Block
In [77] the authors applied existing GPGPU implementations of Jacobi’s method to a
power flow. The authors implemented a sparse storage scheme for the admittance matrix,
made up of the diagonal elements stored in a vector Y D, the remainder elements stored in
a compact matrix Y R, and the column indexes for the elements stored in another compact
matrix IR. One power flow is computed by each block of threads with the admittance
matrix stored in shared memory. The test case was the IEEE 118 bus model, but different
contingencies were not actually evaluated to produce the results – the same power flow
calculation was simply repeated by each thread block. Results were that it took a CPU
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implementation 25 minutes to solve the IEEE 118 bus base case power flow 65,000 times,
but it took the GPGPU implementation 18.6 seconds, for a speedup of 81.
6.4 Summary
The results discussed above do not include a full (N-1) contingency analysis on a
GPGPU, only on a pre-CUDA GPU using graphics commands to manipulate arithmetic.
Excepting those who limited their studies to very small test systems, a fundamental prob-
lem the authors above had to grapple with was the handling of large sparse matrices. Those
with access to recent, proprietary sparse matrix libraries claimed some of the most spec-
tacular speedup results.
The method outlined in this thesis not only attacks the problem of running (N-1) con-
tingency analysis in parallel on a GPGPU, it reduces the handling of sparse matrices to a
bare minimum. This makes it much more accessible than methods that require expensive
proprietary packages to run. However, the method proposed in this thesis does still have
some sparse matrix operations, and some of the impressive results outlined above can be
implemented for the sparse matrix operations in this method.
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Chapter 7
Conclusions
A long-established principle in parallel programming, Amdahl’s Law, predicts a max-
imum theoretical speedup of an application program that can be gained by executing it
in parallel. It states that the theoretical maximum speedup is limited by the time it takes
to perform the serial portion of the code that was not parallelized [78]. Gustafson’s Law
is based on the concept that Amdahl’s Law doesn’t take into account the way that most
people behave. Only parallel programmers are fundamentally concerned with ever-finer
gradations of speedup of code, whereas most users of application code simply want the
best results that they can get within what they have determined to be a reasonable period
of time [79]. As more processing power becomes available, they will want more and better
results, but the reasonable period of time tends to remain fixed or based on dictates that
have little to do with parallel programming.
Such is the case for both static and dynamic power systems security analysis. In sys-
tems planning, static security analysis must complete within the time allotted for the study,
which may well be proceeding in parallel with acquiring rights-of-way and legislative per-
mission to move forward. In operational planning, such as day-ahead security analysis,
static security analysis must complete within the operational planning window, since the
power system will operate whether the study has completed or not. In real-time operations
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as discussed in Chapter 2, regulatory requirements may set the ”reasonable time frame”
to be 30 minutes or less, but practical requirements for different control centers have de-
termined the ”reasonable time frame” to be a few minutes for (N-1) contingency analysis,
with more minutes added for selected (N-1-1) and other additional contingencies as time
allows. The contingencies selected for study are limited by the time and computing power
available. However, regulatory requirements are becoming more stringent and systems
larger and more complex, creating an urgent need for more analysis of more contingencies
to be completed in the minutes allotted.
Adding GPGPUs to the nodes in a control center’s existing computational platform is a
significantly lower expense than adding an equivalent number of new nodes and the infras-
tructure to support them, even if the nodes’ power supplies must be upgraded to support
the demands of the GPGPU. If accelerating computations with GPGPUs can halve the time
needed for for a set of contingencies to run on a set of given computational nodes, freeing
up crucial minutes for analysis of additional contingencies, the investment can be worth
the costs. And yet this would be considered a quite modest speedup for GPGPU computing
if the problem is conditioned in a way that maps well to the architecture and programming
model of the GPGPU [57][10][60][61][62][63][64]. As we have seen in Chapter 6, halv-
ing the time needed for contingency analysis to complete can be accomplished simply by
farming out only part of the power flow computation to the GPGPU in a reasonable manner
and running the remaining parts of the computation on the CPU.
The novel method for GPGPU contingency analysis and its variants presented in this
thesis allows that process of speedup to be taken substantially further, since it re-maps as
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much of the computation as possible to be a series of dense vector operations based on sim-
ple arithmetic that is conservative with respect to data movement and flexible with respect
to implementation details such as thread block size. Where sparse matrix operations can-
not be avoided, this method, by slicing across contingencies, re-maps such operations to
the much more efficient problem of a sparse matrix multiplied by a block of dense vectors
larger than the matrix itself. The method applies to (N-1-1), (N-2), and (N-3) contingen-
cies with little modification and little increase in computational burden or data movement
per contingency.
Early implementations are promising. Some timing results for versions of two compo-
nent routines are given in Appendix A. As discussed in Chapter 6, for small systems the
true strengths of the GPGPU do not come into play. Small systems are insufficient to keep
the GPGPGU occupied to any meaningful extent, however for realistically large systems
the method developed in this research shows the highest benefits. This method is currently
being implemented in continuing research by three members of the research team at the
University of Minnesota led by Professors Amin and Wollenberg. Unprecedented in the
body of work and applications that are currently available, this method is designed to ac-
commodate systems of thousands to tens of thousands of buses, if need be, with the large
power systems resulting from control area consolidation in mind.
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Appendix A
Preliminary Results
The figures in this appendix show results for different component routines of this
method for various system sizes including 32, 64, 128, 200, 256, 512, 1024, 2048, 4096,
8192, and 16384 buses.
As discussed in Chapter 6 and as noted in Chapter 7, for small systems the true
strengths of the GPGPU do not come into play. This is also illustrated in Figure A.1
below. This figure shows timing results averaged over ten runs for vector itemwise mul-
tiplication (the vector inner product) for system sizes of 32, 200, 1024, 4096, 8192, and
16384 buses. The smallest size, 32, is insufficient to keep the GPGPGU occupied to any
meaningful extent, and it is therefore slower than the next size of 200. For realistically
large systems studied, GPGPGU methods show the highest benefits as illustrated in Fig-
ure A.1 – the computation time for the 8192 bus system was less than 1 percent higher than
the time for the 4096 bus system. The time for the 16384 bus system goes up substantially
since it runs into limits of the GPGPGU onboard memory, and data must be swapped out
for the computation to complete. The onboard memory for the test system that produced
these results was relatively low since this was run on the GeForce 8800 GTX, one of the
first GPGPUs ever released, with hardware details given in Appendix B
Figure A.2 shows timing results averaged over ten runs for a sparse matrix multiplied
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Figure A.1: Timing results averaged over ten runs for vector itemwise multiplication (the
vector inner product) for system sizes of 32, 200, 1024, 4096, 8192, and 16384 buses.
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by each of a set of dense vectors, where the system size N indicates the dimensions of the
square sparse matrix, the length of the vectors, and the number of vectors. The systems
sizes are 512, 1024, 2048, 4096, 8192. This sets of timing results was generated using the
GeForce GTX 470 with hardware details given in Appendix B. Since this is a much more
data-intensive routine, though the total amount of shared memory per block is higher for
the GeForce GTX 470 than for the GeForce 8800 GTX, the limits of onboard memory are
reached for a much smaller system size as can be seen in Figure A.2.
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Figure A.2: Timing results averaged over ten runs for multiplication of a sparse matrix by
a set of dense vectors for system sizes of 512, 1024, 2048, 4096, and 8192 buses
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Appendix B
Compute Platform Details
Exact replication of the results given will depend on exact replication of the platform
used. As much detail as possible is given here.
B.1 Software
All code for this project uses the CUDA Runtime API rather than the driver API.
• CUDA 3.1
• Ubuntu 9.04
• Kernel Linux 2.6.31-22-generic
• Compiler gcc 4.4
B.2 CPU Hardware
• Memory: 1.9GiB
• Processor 0: Intel(R) Core(TM)2 Duo CPU E6850 @ 3.00GHz
• Processor 1: Intel(R) Core(TM)2 Duo CPU E6850 @ 3.00GHz
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B.2.1 Output of NVIDIA CUDA’s deviceQuery
\$ ./deviceQuery
./deviceQuery Starting...
CUDA Device Query (Runtime API) version (CUDART static linking)
There are 2 devices supporting CUDA
Device 0: "GeForce GTX 470"
CUDA Driver Version: 3.10
CUDA Runtime Version: 3.10
CUDA Capability Major revision number: 2
CUDA Capability Minor revision number: 0
Total amount of global memory: 1341849600 bytes
Number of multiprocessors: 14
Number of cores: 448
Total amount of constant memory: 65536 bytes
Total amount of shared memory per block: 49152 bytes
Total number of registers available per block: 32768
Warp size: 32
Maximum number of threads per block: 1024
Maximum sizes of each dimension of a block: 1024 x 1024 x 64
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Maximum sizes of each dimension of a grid: 65535 x 65535 x 1
Maximum memory pitch: 2147483647 bytes
Texture alignment: 512 bytes
Clock rate: 1.22 GHz
Concurrent copy and execution: Yes
Run time limit on kernels: No
Integrated: No
Support host page-locked memory mapping: Yes
Compute mode: Default (multiple
host threads can use this device simultaneously)
Concurrent kernel execution: Yes
Device has ECC support enabled: No
Device 1: "GeForce 8800 GTX"
CUDA Driver Version: 3.10
CUDA Runtime Version: 3.10
CUDA Capability Major revision number: 1
CUDA Capability Minor revision number: 0
Total amount of global memory: 804585472 bytes
Number of multiprocessors: 16
Number of cores: 128
Total amount of constant memory: 65536 bytes
Total amount of shared memory per block: 16384 bytes
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Total number of registers available per block: 8192
Warp size: 32
Maximum number of threads per block: 512
Maximum sizes of each dimension of a block: 512 x 512 x 64
Maximum sizes of each dimension of a grid: 65535 x 65535 x 1
Maximum memory pitch: 2147483647 bytes
Texture alignment: 256 bytes
Clock rate: 1.35 GHz
Concurrent copy and execution: No
Run time limit on kernels: Yes
Integrated: No
Support host page-locked memory mapping: No
Compute mode: Default (multiple
host threads can use this device simultaneously)
Concurrent kernel execution: No
Device has ECC support enabled: No
deviceQuery, CUDA Driver = CUDART, CUDA Driver Version = 3.10,
CUDA Runtime Version = 3.10, NumDevs = 2,
Device = GeForce GTX 470, Device = GeForce 8800 GTX
PASSED
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Press <Enter> to Quit...
-----------------------------------------------------------
B.2.2 Output of NVIDIA CUDA’s bandwidthtest
\$ ./bandwidthTest
[bandwidthTest]
./bandwidthTest Starting...
Running on...
Device 0: GeForce GTX 470
Quick Mode
Host to Device Bandwidth, 1 Device(s), Paged memory
Transfer Size (Bytes) Bandwidth(MB/s)
33554432 1536.1
Device to Host Bandwidth, 1 Device(s), Paged memory
Transfer Size (Bytes) Bandwidth(MB/s)
33554432 1498.3
Device to Device Bandwidth, 1 Device(s)
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Transfer Size (Bytes) Bandwidth(MB/s)
33554432 94042.0
[bandwidthTest] - Test results:
PASSED
Press <Enter> to Quit...
-----------------------------------------------------------
B.2.3 Output of lspci
\$ lspci
00:00.0 Host bridge: nVidia Corporation C55 Host Bridge (rev a2)
00:00.1 RAM memory: nVidia Corporation C55 Memory Controller
(rev a1)
00:00.2 RAM memory: nVidia Corporation C55 Memory Controller
(rev a1)
00:00.3 RAM memory: nVidia Corporation C55 Memory Controller
(rev a1)
00:00.4 RAM memory: nVidia Corporation C55 Memory Controller
(rev a1)
00:00.5 RAM memory: nVidia Corporation C55 Memory Controller
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(rev a2)
00:00.6 RAM memory: nVidia Corporation C55 Memory Controller
(rev a1)
00:00.7 RAM memory: nVidia Corporation C55 Memory Controller
(rev a1)
00:01.0 RAM memory: nVidia Corporation C55 Memory Controller
(rev a1)
00:01.1 RAM memory: nVidia Corporation C55 Memory Controller
(rev a1)
00:01.2 RAM memory: nVidia Corporation C55 Memory Controller
(rev a1)
00:01.3 RAM memory: nVidia Corporation C55 Memory Controller
(rev a1)
00:01.4 RAM memory: nVidia Corporation C55 Memory Controller
(rev a1)
00:01.5 RAM memory: nVidia Corporation C55 Memory Controller
(rev a1)
00:01.6 RAM memory: nVidia Corporation C55 Memory Controller
(rev a1)
00:02.0 RAM memory: nVidia Corporation C55 Memory Controller
(rev a1)
00:02.1 RAM memory: nVidia Corporation C55 Memory Controller
(rev a1)
00:02.2 RAM memory: nVidia Corporation C55 Memory Controller
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(rev a1)
00:03.0 PCI bridge: nVidia Corporation C55 PCI Express bridge
(rev a1)
00:09.0 RAM memory: nVidia Corporation MCP55 Memory Controller
(rev a1)
00:0a.0 ISA bridge: nVidia Corporation MCP55 LPC Bridge (rev a2)
00:0a.1 SMBus: nVidia Corporation MCP55 SMBus (rev a2)
00:0b.0 USB Controller: nVidia Corporation MCP55 USB Controller
(rev a1)
00:0b.1 USB Controller: nVidia Corporation MCP55 USB Controller
(rev a2)
00:0d.0 IDE interface: nVidia Corporation MCP55 IDE (rev a1)
00:0e.0 IDE interface: nVidia Corporation MCP55 SATA Controller
(rev a2)
00:0e.1 IDE interface: nVidia Corporation MCP55 SATA Controller
(rev a2)
00:0e.2 IDE interface: nVidia Corporation MCP55 SATA Controller
(rev a2)
00:0f.0 PCI bridge: nVidia Corporation MCP55 PCI bridge (rev a2)
00:0f.1 Audio device: nVidia Corporation MCP55 High Definition
Audio (rev a2)
00:11.0 Bridge: nVidia Corporation MCP55 Ethernet (rev a2)
00:12.0 Bridge: nVidia Corporation MCP55 Ethernet (rev a2)
00:13.0 PCI bridge: nVidia Corporation MCP55 PCI Express bridge
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(rev a2)
01:00.0 VGA compatible controller: nVidia Corporation G80
[GeForce 8800 GTX] (rev a2)
02:07.0 FireWire (IEEE 1394): Texas Instruments TSB43AB22/A
IEEE-1394a-2000 Controller (PHY/Link)
03:00.0 VGA compatible controller: nVidia Corporation Device
06cd (rev a3)
03:00.1 Audio device: nVidia Corporation Device 0be5 (rev a1)
